iwl3945-base.c 148 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_MAX_NUM_QUEUES,
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /*************** STATION TABLE MANAGEMENT ****
  85. * mac80211 should be examined to determine if sta_info is duplicating
  86. * the functionality provided here
  87. */
  88. /**************************************************************/
  89. #if 0 /* temporary disable till we add real remove station */
  90. /**
  91. * iwl3945_remove_station - Remove driver's knowledge of station.
  92. *
  93. * NOTE: This does not remove station from device's station table.
  94. */
  95. static u8 iwl3945_remove_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
  96. {
  97. int index = IWL_INVALID_STATION;
  98. int i;
  99. unsigned long flags;
  100. spin_lock_irqsave(&priv->sta_lock, flags);
  101. if (is_ap)
  102. index = IWL_AP_ID;
  103. else if (is_broadcast_ether_addr(addr))
  104. index = priv->hw_params.bcast_sta_id;
  105. else
  106. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++)
  107. if (priv->stations_39[i].used &&
  108. !compare_ether_addr(priv->stations_39[i].sta.sta.addr,
  109. addr)) {
  110. index = i;
  111. break;
  112. }
  113. if (unlikely(index == IWL_INVALID_STATION))
  114. goto out;
  115. if (priv->stations_39[index].used) {
  116. priv->stations_39[index].used = 0;
  117. priv->num_stations--;
  118. }
  119. BUG_ON(priv->num_stations < 0);
  120. out:
  121. spin_unlock_irqrestore(&priv->sta_lock, flags);
  122. return 0;
  123. }
  124. #endif
  125. /**
  126. * iwl3945_clear_stations_table - Clear the driver's station table
  127. *
  128. * NOTE: This does not clear or otherwise alter the device's station table.
  129. */
  130. static void iwl3945_clear_stations_table(struct iwl_priv *priv)
  131. {
  132. unsigned long flags;
  133. spin_lock_irqsave(&priv->sta_lock, flags);
  134. priv->num_stations = 0;
  135. memset(priv->stations_39, 0, sizeof(priv->stations_39));
  136. spin_unlock_irqrestore(&priv->sta_lock, flags);
  137. }
  138. /**
  139. * iwl3945_add_station - Add station to station tables in driver and device
  140. */
  141. u8 iwl3945_add_station(struct iwl_priv *priv, const u8 *addr, int is_ap, u8 flags)
  142. {
  143. int i;
  144. int index = IWL_INVALID_STATION;
  145. struct iwl3945_station_entry *station;
  146. unsigned long flags_spin;
  147. u8 rate;
  148. spin_lock_irqsave(&priv->sta_lock, flags_spin);
  149. if (is_ap)
  150. index = IWL_AP_ID;
  151. else if (is_broadcast_ether_addr(addr))
  152. index = priv->hw_params.bcast_sta_id;
  153. else
  154. for (i = IWL_STA_ID; i < priv->hw_params.max_stations; i++) {
  155. if (!compare_ether_addr(priv->stations_39[i].sta.sta.addr,
  156. addr)) {
  157. index = i;
  158. break;
  159. }
  160. if (!priv->stations_39[i].used &&
  161. index == IWL_INVALID_STATION)
  162. index = i;
  163. }
  164. /* These two conditions has the same outcome but keep them separate
  165. since they have different meaning */
  166. if (unlikely(index == IWL_INVALID_STATION)) {
  167. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  168. return index;
  169. }
  170. if (priv->stations_39[index].used &&
  171. !compare_ether_addr(priv->stations_39[index].sta.sta.addr, addr)) {
  172. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  173. return index;
  174. }
  175. IWL_DEBUG_ASSOC(priv, "Add STA ID %d: %pM\n", index, addr);
  176. station = &priv->stations_39[index];
  177. station->used = 1;
  178. priv->num_stations++;
  179. /* Set up the REPLY_ADD_STA command to send to device */
  180. memset(&station->sta, 0, sizeof(struct iwl3945_addsta_cmd));
  181. memcpy(station->sta.sta.addr, addr, ETH_ALEN);
  182. station->sta.mode = 0;
  183. station->sta.sta.sta_id = index;
  184. station->sta.station_flags = 0;
  185. if (priv->band == IEEE80211_BAND_5GHZ)
  186. rate = IWL_RATE_6M_PLCP;
  187. else
  188. rate = IWL_RATE_1M_PLCP;
  189. /* Turn on both antennas for the station... */
  190. station->sta.rate_n_flags =
  191. iwl3945_hw_set_rate_n_flags(rate, RATE_MCS_ANT_AB_MSK);
  192. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  193. /* Add station to device's station table */
  194. iwl_send_add_sta(priv,
  195. (struct iwl_addsta_cmd *)&station->sta, flags);
  196. return index;
  197. }
  198. static int iwl3945_send_rxon_assoc(struct iwl_priv *priv)
  199. {
  200. int rc = 0;
  201. struct iwl_rx_packet *res = NULL;
  202. struct iwl3945_rxon_assoc_cmd rxon_assoc;
  203. struct iwl_host_cmd cmd = {
  204. .id = REPLY_RXON_ASSOC,
  205. .len = sizeof(rxon_assoc),
  206. .meta.flags = CMD_WANT_SKB,
  207. .data = &rxon_assoc,
  208. };
  209. const struct iwl_rxon_cmd *rxon1 = &priv->staging_rxon;
  210. const struct iwl_rxon_cmd *rxon2 = &priv->active_rxon;
  211. if ((rxon1->flags == rxon2->flags) &&
  212. (rxon1->filter_flags == rxon2->filter_flags) &&
  213. (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
  214. (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
  215. IWL_DEBUG_INFO(priv, "Using current RXON_ASSOC. Not resending.\n");
  216. return 0;
  217. }
  218. rxon_assoc.flags = priv->staging_rxon.flags;
  219. rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
  220. rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
  221. rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
  222. rxon_assoc.reserved = 0;
  223. rc = iwl_send_cmd_sync(priv, &cmd);
  224. if (rc)
  225. return rc;
  226. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  227. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  228. IWL_ERR(priv, "Bad return from REPLY_RXON_ASSOC command\n");
  229. rc = -EIO;
  230. }
  231. priv->alloc_rxb_skb--;
  232. dev_kfree_skb_any(cmd.meta.u.skb);
  233. return rc;
  234. }
  235. /**
  236. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  237. * @priv: eeprom and antenna fields are used to determine antenna flags
  238. *
  239. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  240. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  241. *
  242. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  243. * IWL_ANTENNA_MAIN - Force MAIN antenna
  244. * IWL_ANTENNA_AUX - Force AUX antenna
  245. */
  246. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  247. {
  248. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  249. switch (iwl3945_mod_params.antenna) {
  250. case IWL_ANTENNA_DIVERSITY:
  251. return 0;
  252. case IWL_ANTENNA_MAIN:
  253. if (eeprom->antenna_switch_type)
  254. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  255. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  256. case IWL_ANTENNA_AUX:
  257. if (eeprom->antenna_switch_type)
  258. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  259. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  260. }
  261. /* bad antenna selector value */
  262. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  263. iwl3945_mod_params.antenna);
  264. return 0; /* "diversity" is default if error */
  265. }
  266. /**
  267. * iwl3945_commit_rxon - commit staging_rxon to hardware
  268. *
  269. * The RXON command in staging_rxon is committed to the hardware and
  270. * the active_rxon structure is updated with the new data. This
  271. * function correctly transitions out of the RXON_ASSOC_MSK state if
  272. * a HW tune is required based on the RXON structure changes.
  273. */
  274. static int iwl3945_commit_rxon(struct iwl_priv *priv)
  275. {
  276. /* cast away the const for active_rxon in this function */
  277. struct iwl3945_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  278. struct iwl3945_rxon_cmd *staging_rxon = (void *)&priv->staging_rxon;
  279. int rc = 0;
  280. bool new_assoc =
  281. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  282. if (!iwl_is_alive(priv))
  283. return -1;
  284. /* always get timestamp with Rx frame */
  285. staging_rxon->flags |= RXON_FLG_TSF2HOST_MSK;
  286. /* select antenna */
  287. staging_rxon->flags &=
  288. ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
  289. staging_rxon->flags |= iwl3945_get_antenna_flags(priv);
  290. rc = iwl_check_rxon_cmd(priv);
  291. if (rc) {
  292. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  293. return -EINVAL;
  294. }
  295. /* If we don't need to send a full RXON, we can use
  296. * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
  297. * and other flags for the current radio configuration. */
  298. if (!iwl_full_rxon_required(priv)) {
  299. rc = iwl3945_send_rxon_assoc(priv);
  300. if (rc) {
  301. IWL_ERR(priv, "Error setting RXON_ASSOC "
  302. "configuration (%d).\n", rc);
  303. return rc;
  304. }
  305. memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
  306. return 0;
  307. }
  308. /* If we are currently associated and the new config requires
  309. * an RXON_ASSOC and the new config wants the associated mask enabled,
  310. * we must clear the associated from the active configuration
  311. * before we apply the new config */
  312. if (iwl_is_associated(priv) && new_assoc) {
  313. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  314. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  315. /*
  316. * reserved4 and 5 could have been filled by the iwlcore code.
  317. * Let's clear them before pushing to the 3945.
  318. */
  319. active_rxon->reserved4 = 0;
  320. active_rxon->reserved5 = 0;
  321. rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
  322. sizeof(struct iwl3945_rxon_cmd),
  323. &priv->active_rxon);
  324. /* If the mask clearing failed then we set
  325. * active_rxon back to what it was previously */
  326. if (rc) {
  327. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  328. IWL_ERR(priv, "Error clearing ASSOC_MSK on current "
  329. "configuration (%d).\n", rc);
  330. return rc;
  331. }
  332. }
  333. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  334. "* with%s RXON_FILTER_ASSOC_MSK\n"
  335. "* channel = %d\n"
  336. "* bssid = %pM\n",
  337. (new_assoc ? "" : "out"),
  338. le16_to_cpu(staging_rxon->channel),
  339. staging_rxon->bssid_addr);
  340. /*
  341. * reserved4 and 5 could have been filled by the iwlcore code.
  342. * Let's clear them before pushing to the 3945.
  343. */
  344. staging_rxon->reserved4 = 0;
  345. staging_rxon->reserved5 = 0;
  346. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  347. /* Apply the new configuration */
  348. rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
  349. sizeof(struct iwl3945_rxon_cmd),
  350. staging_rxon);
  351. if (rc) {
  352. IWL_ERR(priv, "Error setting new configuration (%d).\n", rc);
  353. return rc;
  354. }
  355. memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
  356. iwl3945_clear_stations_table(priv);
  357. /* If we issue a new RXON command which required a tune then we must
  358. * send a new TXPOWER command or we won't be able to Tx any frames */
  359. rc = priv->cfg->ops->lib->send_tx_power(priv);
  360. if (rc) {
  361. IWL_ERR(priv, "Error setting Tx power (%d).\n", rc);
  362. return rc;
  363. }
  364. /* Add the broadcast address so we can send broadcast frames */
  365. if (iwl3945_add_station(priv, iwl_bcast_addr, 0, 0) ==
  366. IWL_INVALID_STATION) {
  367. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  368. return -EIO;
  369. }
  370. /* If we have set the ASSOC_MSK and we are in BSS mode then
  371. * add the IWL_AP_ID to the station rate table */
  372. if (iwl_is_associated(priv) &&
  373. (priv->iw_mode == NL80211_IFTYPE_STATION))
  374. if (iwl3945_add_station(priv, priv->active_rxon.bssid_addr,
  375. 1, 0)
  376. == IWL_INVALID_STATION) {
  377. IWL_ERR(priv, "Error adding AP address for transmit\n");
  378. return -EIO;
  379. }
  380. /* Init the hardware's rate fallback order based on the band */
  381. rc = iwl3945_init_hw_rate_table(priv);
  382. if (rc) {
  383. IWL_ERR(priv, "Error setting HW rate table: %02X\n", rc);
  384. return -EIO;
  385. }
  386. return 0;
  387. }
  388. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  389. struct ieee80211_key_conf *keyconf,
  390. u8 sta_id)
  391. {
  392. unsigned long flags;
  393. __le16 key_flags = 0;
  394. int ret;
  395. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  396. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  397. if (sta_id == priv->hw_params.bcast_sta_id)
  398. key_flags |= STA_KEY_MULTICAST_MSK;
  399. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  400. keyconf->hw_key_idx = keyconf->keyidx;
  401. key_flags &= ~STA_KEY_FLG_INVALID;
  402. spin_lock_irqsave(&priv->sta_lock, flags);
  403. priv->stations_39[sta_id].keyinfo.alg = keyconf->alg;
  404. priv->stations_39[sta_id].keyinfo.keylen = keyconf->keylen;
  405. memcpy(priv->stations_39[sta_id].keyinfo.key, keyconf->key,
  406. keyconf->keylen);
  407. memcpy(priv->stations_39[sta_id].sta.key.key, keyconf->key,
  408. keyconf->keylen);
  409. if ((priv->stations_39[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  410. == STA_KEY_FLG_NO_ENC)
  411. priv->stations_39[sta_id].sta.key.key_offset =
  412. iwl_get_free_ucode_key_index(priv);
  413. /* else, we are overriding an existing key => no need to allocated room
  414. * in uCode. */
  415. WARN(priv->stations_39[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  416. "no space for a new key");
  417. priv->stations_39[sta_id].sta.key.key_flags = key_flags;
  418. priv->stations_39[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  419. priv->stations_39[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  420. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  421. ret = iwl_send_add_sta(priv,
  422. (struct iwl_addsta_cmd *)&priv->stations_39[sta_id].sta, CMD_ASYNC);
  423. spin_unlock_irqrestore(&priv->sta_lock, flags);
  424. return ret;
  425. }
  426. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  427. struct ieee80211_key_conf *keyconf,
  428. u8 sta_id)
  429. {
  430. return -EOPNOTSUPP;
  431. }
  432. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  433. struct ieee80211_key_conf *keyconf,
  434. u8 sta_id)
  435. {
  436. return -EOPNOTSUPP;
  437. }
  438. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  439. {
  440. unsigned long flags;
  441. spin_lock_irqsave(&priv->sta_lock, flags);
  442. memset(&priv->stations_39[sta_id].keyinfo, 0, sizeof(struct iwl3945_hw_key));
  443. memset(&priv->stations_39[sta_id].sta.key, 0,
  444. sizeof(struct iwl4965_keyinfo));
  445. priv->stations_39[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  446. priv->stations_39[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  447. priv->stations_39[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  448. spin_unlock_irqrestore(&priv->sta_lock, flags);
  449. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  450. iwl_send_add_sta(priv,
  451. (struct iwl_addsta_cmd *)&priv->stations_39[sta_id].sta, 0);
  452. return 0;
  453. }
  454. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  455. struct ieee80211_key_conf *keyconf, u8 sta_id)
  456. {
  457. int ret = 0;
  458. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  459. switch (keyconf->alg) {
  460. case ALG_CCMP:
  461. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  462. break;
  463. case ALG_TKIP:
  464. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  465. break;
  466. case ALG_WEP:
  467. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  468. break;
  469. default:
  470. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  471. ret = -EINVAL;
  472. }
  473. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  474. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  475. sta_id, ret);
  476. return ret;
  477. }
  478. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  479. {
  480. int ret = -EOPNOTSUPP;
  481. return ret;
  482. }
  483. static int iwl3945_set_static_key(struct iwl_priv *priv,
  484. struct ieee80211_key_conf *key)
  485. {
  486. if (key->alg == ALG_WEP)
  487. return -EOPNOTSUPP;
  488. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  489. return -EINVAL;
  490. }
  491. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  492. {
  493. struct list_head *element;
  494. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  495. priv->frames_count);
  496. while (!list_empty(&priv->free_frames)) {
  497. element = priv->free_frames.next;
  498. list_del(element);
  499. kfree(list_entry(element, struct iwl3945_frame, list));
  500. priv->frames_count--;
  501. }
  502. if (priv->frames_count) {
  503. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  504. priv->frames_count);
  505. priv->frames_count = 0;
  506. }
  507. }
  508. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  509. {
  510. struct iwl3945_frame *frame;
  511. struct list_head *element;
  512. if (list_empty(&priv->free_frames)) {
  513. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  514. if (!frame) {
  515. IWL_ERR(priv, "Could not allocate frame!\n");
  516. return NULL;
  517. }
  518. priv->frames_count++;
  519. return frame;
  520. }
  521. element = priv->free_frames.next;
  522. list_del(element);
  523. return list_entry(element, struct iwl3945_frame, list);
  524. }
  525. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  526. {
  527. memset(frame, 0, sizeof(*frame));
  528. list_add(&frame->list, &priv->free_frames);
  529. }
  530. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  531. struct ieee80211_hdr *hdr,
  532. int left)
  533. {
  534. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  535. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  536. (priv->iw_mode != NL80211_IFTYPE_AP)))
  537. return 0;
  538. if (priv->ibss_beacon->len > left)
  539. return 0;
  540. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  541. return priv->ibss_beacon->len;
  542. }
  543. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  544. {
  545. struct iwl3945_frame *frame;
  546. unsigned int frame_size;
  547. int rc;
  548. u8 rate;
  549. frame = iwl3945_get_free_frame(priv);
  550. if (!frame) {
  551. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  552. "command.\n");
  553. return -ENOMEM;
  554. }
  555. rate = iwl_rate_get_lowest_plcp(priv);
  556. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  557. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  558. &frame->u.cmd[0]);
  559. iwl3945_free_frame(priv, frame);
  560. return rc;
  561. }
  562. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  563. {
  564. if (priv->shared_virt)
  565. pci_free_consistent(priv->pci_dev,
  566. sizeof(struct iwl3945_shared),
  567. priv->shared_virt,
  568. priv->shared_phys);
  569. }
  570. #define MAX_UCODE_BEACON_INTERVAL 1024
  571. #define INTEL_CONN_LISTEN_INTERVAL cpu_to_le16(0xA)
  572. static __le16 iwl3945_adjust_beacon_interval(u16 beacon_val)
  573. {
  574. u16 new_val = 0;
  575. u16 beacon_factor = 0;
  576. beacon_factor =
  577. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  578. / MAX_UCODE_BEACON_INTERVAL;
  579. new_val = beacon_val / beacon_factor;
  580. return cpu_to_le16(new_val);
  581. }
  582. static void iwl3945_setup_rxon_timing(struct iwl_priv *priv)
  583. {
  584. u64 interval_tm_unit;
  585. u64 tsf, result;
  586. unsigned long flags;
  587. struct ieee80211_conf *conf = NULL;
  588. u16 beacon_int = 0;
  589. conf = ieee80211_get_hw_conf(priv->hw);
  590. spin_lock_irqsave(&priv->lock, flags);
  591. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  592. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  593. tsf = priv->timestamp;
  594. beacon_int = priv->beacon_int;
  595. spin_unlock_irqrestore(&priv->lock, flags);
  596. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  597. if (beacon_int == 0) {
  598. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  599. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  600. } else {
  601. priv->rxon_timing.beacon_interval =
  602. cpu_to_le16(beacon_int);
  603. priv->rxon_timing.beacon_interval =
  604. iwl3945_adjust_beacon_interval(
  605. le16_to_cpu(priv->rxon_timing.beacon_interval));
  606. }
  607. priv->rxon_timing.atim_window = 0;
  608. } else {
  609. priv->rxon_timing.beacon_interval =
  610. iwl3945_adjust_beacon_interval(conf->beacon_int);
  611. /* TODO: we need to get atim_window from upper stack
  612. * for now we set to 0 */
  613. priv->rxon_timing.atim_window = 0;
  614. }
  615. interval_tm_unit =
  616. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  617. result = do_div(tsf, interval_tm_unit);
  618. priv->rxon_timing.beacon_init_val =
  619. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  620. IWL_DEBUG_ASSOC(priv,
  621. "beacon interval %d beacon timer %d beacon tim %d\n",
  622. le16_to_cpu(priv->rxon_timing.beacon_interval),
  623. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  624. le16_to_cpu(priv->rxon_timing.atim_window));
  625. }
  626. static int iwl3945_set_mode(struct iwl_priv *priv, int mode)
  627. {
  628. if (mode == NL80211_IFTYPE_ADHOC) {
  629. const struct iwl_channel_info *ch_info;
  630. ch_info = iwl_get_channel_info(priv,
  631. priv->band,
  632. le16_to_cpu(priv->staging_rxon.channel));
  633. if (!ch_info || !is_channel_ibss(ch_info)) {
  634. IWL_ERR(priv, "channel %d not IBSS channel\n",
  635. le16_to_cpu(priv->staging_rxon.channel));
  636. return -EINVAL;
  637. }
  638. }
  639. iwl_connection_init_rx_config(priv, mode);
  640. iwl3945_clear_stations_table(priv);
  641. /* don't commit rxon if rf-kill is on*/
  642. if (!iwl_is_ready_rf(priv))
  643. return -EAGAIN;
  644. cancel_delayed_work(&priv->scan_check);
  645. if (iwl_scan_cancel_timeout(priv, 100)) {
  646. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  647. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  648. return -EAGAIN;
  649. }
  650. iwl3945_commit_rxon(priv);
  651. return 0;
  652. }
  653. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  654. struct ieee80211_tx_info *info,
  655. struct iwl_cmd *cmd,
  656. struct sk_buff *skb_frag,
  657. int sta_id)
  658. {
  659. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  660. struct iwl3945_hw_key *keyinfo =
  661. &priv->stations_39[sta_id].keyinfo;
  662. switch (keyinfo->alg) {
  663. case ALG_CCMP:
  664. tx->sec_ctl = TX_CMD_SEC_CCM;
  665. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  666. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  667. break;
  668. case ALG_TKIP:
  669. break;
  670. case ALG_WEP:
  671. tx->sec_ctl = TX_CMD_SEC_WEP |
  672. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  673. if (keyinfo->keylen == 13)
  674. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  675. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  676. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  677. "with key %d\n", info->control.hw_key->hw_key_idx);
  678. break;
  679. default:
  680. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  681. break;
  682. }
  683. }
  684. /*
  685. * handle build REPLY_TX command notification.
  686. */
  687. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  688. struct iwl_cmd *cmd,
  689. struct ieee80211_tx_info *info,
  690. struct ieee80211_hdr *hdr, u8 std_id)
  691. {
  692. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  693. __le32 tx_flags = tx->tx_flags;
  694. __le16 fc = hdr->frame_control;
  695. u8 rc_flags = info->control.rates[0].flags;
  696. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  697. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  698. tx_flags |= TX_CMD_FLG_ACK_MSK;
  699. if (ieee80211_is_mgmt(fc))
  700. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  701. if (ieee80211_is_probe_resp(fc) &&
  702. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  703. tx_flags |= TX_CMD_FLG_TSF_MSK;
  704. } else {
  705. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  706. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  707. }
  708. tx->sta_id = std_id;
  709. if (ieee80211_has_morefrags(fc))
  710. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  711. if (ieee80211_is_data_qos(fc)) {
  712. u8 *qc = ieee80211_get_qos_ctl(hdr);
  713. tx->tid_tspec = qc[0] & 0xf;
  714. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  715. } else {
  716. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  717. }
  718. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  719. tx_flags |= TX_CMD_FLG_RTS_MSK;
  720. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  721. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  722. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  723. tx_flags |= TX_CMD_FLG_CTS_MSK;
  724. }
  725. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  726. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  727. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  728. if (ieee80211_is_mgmt(fc)) {
  729. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  730. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  731. else
  732. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  733. } else {
  734. tx->timeout.pm_frame_timeout = 0;
  735. #ifdef CONFIG_IWLWIFI_LEDS
  736. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  737. #endif
  738. }
  739. tx->driver_txop = 0;
  740. tx->tx_flags = tx_flags;
  741. tx->next_frame_len = 0;
  742. }
  743. /**
  744. * iwl3945_get_sta_id - Find station's index within station table
  745. */
  746. static int iwl3945_get_sta_id(struct iwl_priv *priv, struct ieee80211_hdr *hdr)
  747. {
  748. int sta_id;
  749. u16 fc = le16_to_cpu(hdr->frame_control);
  750. /* If this frame is broadcast or management, use broadcast station id */
  751. if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) ||
  752. is_multicast_ether_addr(hdr->addr1))
  753. return priv->hw_params.bcast_sta_id;
  754. switch (priv->iw_mode) {
  755. /* If we are a client station in a BSS network, use the special
  756. * AP station entry (that's the only station we communicate with) */
  757. case NL80211_IFTYPE_STATION:
  758. return IWL_AP_ID;
  759. /* If we are an AP, then find the station, or use BCAST */
  760. case NL80211_IFTYPE_AP:
  761. sta_id = iwl3945_hw_find_station(priv, hdr->addr1);
  762. if (sta_id != IWL_INVALID_STATION)
  763. return sta_id;
  764. return priv->hw_params.bcast_sta_id;
  765. /* If this frame is going out to an IBSS network, find the station,
  766. * or create a new station table entry */
  767. case NL80211_IFTYPE_ADHOC: {
  768. /* Create new station table entry */
  769. sta_id = iwl3945_hw_find_station(priv, hdr->addr1);
  770. if (sta_id != IWL_INVALID_STATION)
  771. return sta_id;
  772. sta_id = iwl3945_add_station(priv, hdr->addr1, 0, CMD_ASYNC);
  773. if (sta_id != IWL_INVALID_STATION)
  774. return sta_id;
  775. IWL_DEBUG_DROP(priv, "Station %pM not in station map. "
  776. "Defaulting to broadcast...\n",
  777. hdr->addr1);
  778. iwl_print_hex_dump(priv, IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr));
  779. return priv->hw_params.bcast_sta_id;
  780. }
  781. /* If we are in monitor mode, use BCAST. This is required for
  782. * packet injection. */
  783. case NL80211_IFTYPE_MONITOR:
  784. return priv->hw_params.bcast_sta_id;
  785. default:
  786. IWL_WARN(priv, "Unknown mode of operation: %d\n",
  787. priv->iw_mode);
  788. return priv->hw_params.bcast_sta_id;
  789. }
  790. }
  791. /*
  792. * start REPLY_TX command process
  793. */
  794. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  795. {
  796. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  797. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  798. struct iwl3945_tx_cmd *tx;
  799. struct iwl_tx_queue *txq = NULL;
  800. struct iwl_queue *q = NULL;
  801. struct iwl_cmd *out_cmd = NULL;
  802. dma_addr_t phys_addr;
  803. dma_addr_t txcmd_phys;
  804. int txq_id = skb_get_queue_mapping(skb);
  805. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  806. u8 id;
  807. u8 unicast;
  808. u8 sta_id;
  809. u8 tid = 0;
  810. u16 seq_number = 0;
  811. __le16 fc;
  812. u8 wait_write_ptr = 0;
  813. u8 *qc = NULL;
  814. unsigned long flags;
  815. int rc;
  816. spin_lock_irqsave(&priv->lock, flags);
  817. if (iwl_is_rfkill(priv)) {
  818. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  819. goto drop_unlock;
  820. }
  821. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  822. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  823. goto drop_unlock;
  824. }
  825. unicast = !is_multicast_ether_addr(hdr->addr1);
  826. id = 0;
  827. fc = hdr->frame_control;
  828. #ifdef CONFIG_IWLWIFI_DEBUG
  829. if (ieee80211_is_auth(fc))
  830. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  831. else if (ieee80211_is_assoc_req(fc))
  832. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  833. else if (ieee80211_is_reassoc_req(fc))
  834. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  835. #endif
  836. /* drop all data frame if we are not associated */
  837. if (ieee80211_is_data(fc) &&
  838. (priv->iw_mode != NL80211_IFTYPE_MONITOR) && /* packet injection */
  839. (!iwl_is_associated(priv) ||
  840. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  841. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  842. goto drop_unlock;
  843. }
  844. spin_unlock_irqrestore(&priv->lock, flags);
  845. hdr_len = ieee80211_hdrlen(fc);
  846. /* Find (or create) index into station table for destination station */
  847. sta_id = iwl3945_get_sta_id(priv, hdr);
  848. if (sta_id == IWL_INVALID_STATION) {
  849. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  850. hdr->addr1);
  851. goto drop;
  852. }
  853. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  854. if (ieee80211_is_data_qos(fc)) {
  855. qc = ieee80211_get_qos_ctl(hdr);
  856. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  857. seq_number = priv->stations_39[sta_id].tid[tid].seq_number &
  858. IEEE80211_SCTL_SEQ;
  859. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  860. (hdr->seq_ctrl &
  861. cpu_to_le16(IEEE80211_SCTL_FRAG));
  862. seq_number += 0x10;
  863. }
  864. /* Descriptor for chosen Tx queue */
  865. txq = &priv->txq[txq_id];
  866. q = &txq->q;
  867. spin_lock_irqsave(&priv->lock, flags);
  868. idx = get_cmd_index(q, q->write_ptr, 0);
  869. /* Set up driver data for this TFD */
  870. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  871. txq->txb[q->write_ptr].skb[0] = skb;
  872. /* Init first empty entry in queue's array of Tx/cmd buffers */
  873. out_cmd = txq->cmd[idx];
  874. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  875. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  876. memset(tx, 0, sizeof(*tx));
  877. /*
  878. * Set up the Tx-command (not MAC!) header.
  879. * Store the chosen Tx queue and TFD index within the sequence field;
  880. * after Tx, uCode's Tx response will return this value so driver can
  881. * locate the frame within the tx queue and do post-tx processing.
  882. */
  883. out_cmd->hdr.cmd = REPLY_TX;
  884. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  885. INDEX_TO_SEQ(q->write_ptr)));
  886. /* Copy MAC header from skb into command buffer */
  887. memcpy(tx->hdr, hdr, hdr_len);
  888. if (info->control.hw_key)
  889. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  890. /* TODO need this for burst mode later on */
  891. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  892. /* set is_hcca to 0; it probably will never be implemented */
  893. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  894. /* Total # bytes to be transmitted */
  895. len = (u16)skb->len;
  896. tx->len = cpu_to_le16(len);
  897. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  898. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  899. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  900. txq->need_update = 1;
  901. if (qc)
  902. priv->stations_39[sta_id].tid[tid].seq_number = seq_number;
  903. } else {
  904. wait_write_ptr = 1;
  905. txq->need_update = 0;
  906. }
  907. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  908. le16_to_cpu(out_cmd->hdr.sequence));
  909. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  910. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  911. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  912. ieee80211_hdrlen(fc));
  913. /*
  914. * Use the first empty entry in this queue's command buffer array
  915. * to contain the Tx command and MAC header concatenated together
  916. * (payload data will be in another buffer).
  917. * Size of this varies, due to varying MAC header length.
  918. * If end is not dword aligned, we'll have 2 extra bytes at the end
  919. * of the MAC header (device reads on dword boundaries).
  920. * We'll tell device about this padding later.
  921. */
  922. len = sizeof(struct iwl3945_tx_cmd) +
  923. sizeof(struct iwl_cmd_header) + hdr_len;
  924. len_org = len;
  925. len = (len + 3) & ~3;
  926. if (len_org != len)
  927. len_org = 1;
  928. else
  929. len_org = 0;
  930. /* Physical address of this Tx command's header (not MAC header!),
  931. * within command buffer array. */
  932. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  933. len, PCI_DMA_TODEVICE);
  934. /* we do not map meta data ... so we can safely access address to
  935. * provide to unmap command*/
  936. pci_unmap_addr_set(&out_cmd->meta, mapping, txcmd_phys);
  937. pci_unmap_len_set(&out_cmd->meta, len, len);
  938. /* Add buffer containing Tx command and MAC(!) header to TFD's
  939. * first entry */
  940. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  941. txcmd_phys, len, 1, 0);
  942. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  943. * if any (802.11 null frames have no payload). */
  944. len = skb->len - hdr_len;
  945. if (len) {
  946. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  947. len, PCI_DMA_TODEVICE);
  948. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  949. phys_addr, len,
  950. 0, U32_PAD(len));
  951. }
  952. /* Tell device the write index *just past* this latest filled TFD */
  953. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  954. rc = iwl_txq_update_write_ptr(priv, txq);
  955. spin_unlock_irqrestore(&priv->lock, flags);
  956. if (rc)
  957. return rc;
  958. if ((iwl_queue_space(q) < q->high_mark)
  959. && priv->mac80211_registered) {
  960. if (wait_write_ptr) {
  961. spin_lock_irqsave(&priv->lock, flags);
  962. txq->need_update = 1;
  963. iwl_txq_update_write_ptr(priv, txq);
  964. spin_unlock_irqrestore(&priv->lock, flags);
  965. }
  966. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  967. }
  968. return 0;
  969. drop_unlock:
  970. spin_unlock_irqrestore(&priv->lock, flags);
  971. drop:
  972. return -1;
  973. }
  974. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  975. #include "iwl-spectrum.h"
  976. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  977. #define BEACON_TIME_MASK_HIGH 0xFF000000
  978. #define TIME_UNIT 1024
  979. /*
  980. * extended beacon time format
  981. * time in usec will be changed into a 32-bit value in 8:24 format
  982. * the high 1 byte is the beacon counts
  983. * the lower 3 bytes is the time in usec within one beacon interval
  984. */
  985. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  986. {
  987. u32 quot;
  988. u32 rem;
  989. u32 interval = beacon_interval * 1024;
  990. if (!interval || !usec)
  991. return 0;
  992. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  993. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  994. return (quot << 24) + rem;
  995. }
  996. /* base is usually what we get from ucode with each received frame,
  997. * the same as HW timer counter counting down
  998. */
  999. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  1000. {
  1001. u32 base_low = base & BEACON_TIME_MASK_LOW;
  1002. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  1003. u32 interval = beacon_interval * TIME_UNIT;
  1004. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  1005. (addon & BEACON_TIME_MASK_HIGH);
  1006. if (base_low > addon_low)
  1007. res += base_low - addon_low;
  1008. else if (base_low < addon_low) {
  1009. res += interval + base_low - addon_low;
  1010. res += (1 << 24);
  1011. } else
  1012. res += (1 << 24);
  1013. return cpu_to_le32(res);
  1014. }
  1015. static int iwl3945_get_measurement(struct iwl_priv *priv,
  1016. struct ieee80211_measurement_params *params,
  1017. u8 type)
  1018. {
  1019. struct iwl_spectrum_cmd spectrum;
  1020. struct iwl_rx_packet *res;
  1021. struct iwl_host_cmd cmd = {
  1022. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  1023. .data = (void *)&spectrum,
  1024. .meta.flags = CMD_WANT_SKB,
  1025. };
  1026. u32 add_time = le64_to_cpu(params->start_time);
  1027. int rc;
  1028. int spectrum_resp_status;
  1029. int duration = le16_to_cpu(params->duration);
  1030. if (iwl_is_associated(priv))
  1031. add_time =
  1032. iwl3945_usecs_to_beacons(
  1033. le64_to_cpu(params->start_time) - priv->last_tsf,
  1034. le16_to_cpu(priv->rxon_timing.beacon_interval));
  1035. memset(&spectrum, 0, sizeof(spectrum));
  1036. spectrum.channel_count = cpu_to_le16(1);
  1037. spectrum.flags =
  1038. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  1039. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  1040. cmd.len = sizeof(spectrum);
  1041. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  1042. if (iwl_is_associated(priv))
  1043. spectrum.start_time =
  1044. iwl3945_add_beacon_time(priv->last_beacon_time,
  1045. add_time,
  1046. le16_to_cpu(priv->rxon_timing.beacon_interval));
  1047. else
  1048. spectrum.start_time = 0;
  1049. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  1050. spectrum.channels[0].channel = params->channel;
  1051. spectrum.channels[0].type = type;
  1052. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  1053. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  1054. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  1055. rc = iwl_send_cmd_sync(priv, &cmd);
  1056. if (rc)
  1057. return rc;
  1058. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  1059. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  1060. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  1061. rc = -EIO;
  1062. }
  1063. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  1064. switch (spectrum_resp_status) {
  1065. case 0: /* Command will be handled */
  1066. if (res->u.spectrum.id != 0xff) {
  1067. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  1068. res->u.spectrum.id);
  1069. priv->measurement_status &= ~MEASUREMENT_READY;
  1070. }
  1071. priv->measurement_status |= MEASUREMENT_ACTIVE;
  1072. rc = 0;
  1073. break;
  1074. case 1: /* Command will not be handled */
  1075. rc = -EAGAIN;
  1076. break;
  1077. }
  1078. dev_kfree_skb_any(cmd.meta.u.skb);
  1079. return rc;
  1080. }
  1081. #endif
  1082. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  1083. struct iwl_rx_mem_buffer *rxb)
  1084. {
  1085. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  1086. struct iwl_alive_resp *palive;
  1087. struct delayed_work *pwork;
  1088. palive = &pkt->u.alive_frame;
  1089. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  1090. "0x%01X 0x%01X\n",
  1091. palive->is_valid, palive->ver_type,
  1092. palive->ver_subtype);
  1093. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  1094. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  1095. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  1096. sizeof(struct iwl_alive_resp));
  1097. pwork = &priv->init_alive_start;
  1098. } else {
  1099. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1100. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  1101. sizeof(struct iwl_alive_resp));
  1102. pwork = &priv->alive_start;
  1103. iwl3945_disable_events(priv);
  1104. }
  1105. /* We delay the ALIVE response by 5ms to
  1106. * give the HW RF Kill time to activate... */
  1107. if (palive->is_valid == UCODE_VALID_OK)
  1108. queue_delayed_work(priv->workqueue, pwork,
  1109. msecs_to_jiffies(5));
  1110. else
  1111. IWL_WARN(priv, "uCode did not respond OK.\n");
  1112. }
  1113. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  1114. struct iwl_rx_mem_buffer *rxb)
  1115. {
  1116. #ifdef CONFIG_IWLWIFI_DEBUG
  1117. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  1118. #endif
  1119. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  1120. return;
  1121. }
  1122. static void iwl3945_bg_beacon_update(struct work_struct *work)
  1123. {
  1124. struct iwl_priv *priv =
  1125. container_of(work, struct iwl_priv, beacon_update);
  1126. struct sk_buff *beacon;
  1127. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  1128. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  1129. if (!beacon) {
  1130. IWL_ERR(priv, "update beacon failed\n");
  1131. return;
  1132. }
  1133. mutex_lock(&priv->mutex);
  1134. /* new beacon skb is allocated every time; dispose previous.*/
  1135. if (priv->ibss_beacon)
  1136. dev_kfree_skb(priv->ibss_beacon);
  1137. priv->ibss_beacon = beacon;
  1138. mutex_unlock(&priv->mutex);
  1139. iwl3945_send_beacon_cmd(priv);
  1140. }
  1141. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  1142. struct iwl_rx_mem_buffer *rxb)
  1143. {
  1144. #ifdef CONFIG_IWLWIFI_DEBUG
  1145. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  1146. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  1147. u8 rate = beacon->beacon_notify_hdr.rate;
  1148. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  1149. "tsf %d %d rate %d\n",
  1150. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  1151. beacon->beacon_notify_hdr.failure_frame,
  1152. le32_to_cpu(beacon->ibss_mgr_status),
  1153. le32_to_cpu(beacon->high_tsf),
  1154. le32_to_cpu(beacon->low_tsf), rate);
  1155. #endif
  1156. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  1157. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  1158. queue_work(priv->workqueue, &priv->beacon_update);
  1159. }
  1160. /* Handle notification from uCode that card's power state is changing
  1161. * due to software, hardware, or critical temperature RFKILL */
  1162. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  1163. struct iwl_rx_mem_buffer *rxb)
  1164. {
  1165. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  1166. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  1167. unsigned long status = priv->status;
  1168. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  1169. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  1170. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  1171. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  1172. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1173. if (flags & HW_CARD_DISABLED)
  1174. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1175. else
  1176. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1177. if (flags & SW_CARD_DISABLED)
  1178. set_bit(STATUS_RF_KILL_SW, &priv->status);
  1179. else
  1180. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  1181. iwl_scan_cancel(priv);
  1182. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  1183. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  1184. (test_bit(STATUS_RF_KILL_SW, &status) !=
  1185. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  1186. queue_work(priv->workqueue, &priv->rf_kill);
  1187. else
  1188. wake_up_interruptible(&priv->wait_command_queue);
  1189. }
  1190. /**
  1191. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  1192. *
  1193. * Setup the RX handlers for each of the reply types sent from the uCode
  1194. * to the host.
  1195. *
  1196. * This function chains into the hardware specific files for them to setup
  1197. * any hardware specific handlers as well.
  1198. */
  1199. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  1200. {
  1201. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  1202. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  1203. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  1204. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  1205. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  1206. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  1207. iwl_rx_pm_debug_statistics_notif;
  1208. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  1209. /*
  1210. * The same handler is used for both the REPLY to a discrete
  1211. * statistics request from the host as well as for the periodic
  1212. * statistics notifications (after received beacons) from the uCode.
  1213. */
  1214. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  1215. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  1216. iwl_setup_spectrum_handlers(priv);
  1217. iwl_setup_rx_scan_handlers(priv);
  1218. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  1219. /* Set up hardware specific Rx handlers */
  1220. iwl3945_hw_rx_handler_setup(priv);
  1221. }
  1222. /************************** RX-FUNCTIONS ****************************/
  1223. /*
  1224. * Rx theory of operation
  1225. *
  1226. * The host allocates 32 DMA target addresses and passes the host address
  1227. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  1228. * 0 to 31
  1229. *
  1230. * Rx Queue Indexes
  1231. * The host/firmware share two index registers for managing the Rx buffers.
  1232. *
  1233. * The READ index maps to the first position that the firmware may be writing
  1234. * to -- the driver can read up to (but not including) this position and get
  1235. * good data.
  1236. * The READ index is managed by the firmware once the card is enabled.
  1237. *
  1238. * The WRITE index maps to the last position the driver has read from -- the
  1239. * position preceding WRITE is the last slot the firmware can place a packet.
  1240. *
  1241. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  1242. * WRITE = READ.
  1243. *
  1244. * During initialization, the host sets up the READ queue position to the first
  1245. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  1246. *
  1247. * When the firmware places a packet in a buffer, it will advance the READ index
  1248. * and fire the RX interrupt. The driver can then query the READ index and
  1249. * process as many packets as possible, moving the WRITE index forward as it
  1250. * resets the Rx queue buffers with new memory.
  1251. *
  1252. * The management in the driver is as follows:
  1253. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  1254. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  1255. * to replenish the iwl->rxq->rx_free.
  1256. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  1257. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  1258. * 'processed' and 'read' driver indexes as well)
  1259. * + A received packet is processed and handed to the kernel network stack,
  1260. * detached from the iwl->rxq. The driver 'processed' index is updated.
  1261. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  1262. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  1263. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  1264. * were enough free buffers and RX_STALLED is set it is cleared.
  1265. *
  1266. *
  1267. * Driver sequence:
  1268. *
  1269. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  1270. * iwl3945_rx_queue_restock
  1271. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  1272. * queue, updates firmware pointers, and updates
  1273. * the WRITE index. If insufficient rx_free buffers
  1274. * are available, schedules iwl3945_rx_replenish
  1275. *
  1276. * -- enable interrupts --
  1277. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  1278. * READ INDEX, detaching the SKB from the pool.
  1279. * Moves the packet buffer from queue to rx_used.
  1280. * Calls iwl3945_rx_queue_restock to refill any empty
  1281. * slots.
  1282. * ...
  1283. *
  1284. */
  1285. /**
  1286. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  1287. */
  1288. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  1289. dma_addr_t dma_addr)
  1290. {
  1291. return cpu_to_le32((u32)dma_addr);
  1292. }
  1293. /**
  1294. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  1295. *
  1296. * If there are slots in the RX queue that need to be restocked,
  1297. * and we have free pre-allocated buffers, fill the ranks as much
  1298. * as we can, pulling from rx_free.
  1299. *
  1300. * This moves the 'write' index forward to catch up with 'processed', and
  1301. * also updates the memory address in the firmware to reference the new
  1302. * target buffer.
  1303. */
  1304. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  1305. {
  1306. struct iwl_rx_queue *rxq = &priv->rxq;
  1307. struct list_head *element;
  1308. struct iwl_rx_mem_buffer *rxb;
  1309. unsigned long flags;
  1310. int write, rc;
  1311. spin_lock_irqsave(&rxq->lock, flags);
  1312. write = rxq->write & ~0x7;
  1313. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  1314. /* Get next free Rx buffer, remove from free list */
  1315. element = rxq->rx_free.next;
  1316. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1317. list_del(element);
  1318. /* Point to Rx buffer via next RBD in circular buffer */
  1319. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  1320. rxq->queue[rxq->write] = rxb;
  1321. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  1322. rxq->free_count--;
  1323. }
  1324. spin_unlock_irqrestore(&rxq->lock, flags);
  1325. /* If the pre-allocated buffer pool is dropping low, schedule to
  1326. * refill it */
  1327. if (rxq->free_count <= RX_LOW_WATERMARK)
  1328. queue_work(priv->workqueue, &priv->rx_replenish);
  1329. /* If we've added more space for the firmware to place data, tell it.
  1330. * Increment device's write pointer in multiples of 8. */
  1331. if ((write != (rxq->write & ~0x7))
  1332. || (abs(rxq->write - rxq->read) > 7)) {
  1333. spin_lock_irqsave(&rxq->lock, flags);
  1334. rxq->need_update = 1;
  1335. spin_unlock_irqrestore(&rxq->lock, flags);
  1336. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  1337. if (rc)
  1338. return rc;
  1339. }
  1340. return 0;
  1341. }
  1342. /**
  1343. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  1344. *
  1345. * When moving to rx_free an SKB is allocated for the slot.
  1346. *
  1347. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  1348. * This is called as a scheduled work item (except for during initialization)
  1349. */
  1350. static void iwl3945_rx_allocate(struct iwl_priv *priv)
  1351. {
  1352. struct iwl_rx_queue *rxq = &priv->rxq;
  1353. struct list_head *element;
  1354. struct iwl_rx_mem_buffer *rxb;
  1355. unsigned long flags;
  1356. spin_lock_irqsave(&rxq->lock, flags);
  1357. while (!list_empty(&rxq->rx_used)) {
  1358. element = rxq->rx_used.next;
  1359. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1360. /* Alloc a new receive buffer */
  1361. rxb->skb =
  1362. alloc_skb(priv->hw_params.rx_buf_size,
  1363. __GFP_NOWARN | GFP_ATOMIC);
  1364. if (!rxb->skb) {
  1365. if (net_ratelimit())
  1366. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  1367. /* We don't reschedule replenish work here -- we will
  1368. * call the restock method and if it still needs
  1369. * more buffers it will schedule replenish */
  1370. break;
  1371. }
  1372. /* If radiotap head is required, reserve some headroom here.
  1373. * The physical head count is a variable rx_stats->phy_count.
  1374. * We reserve 4 bytes here. Plus these extra bytes, the
  1375. * headroom of the physical head should be enough for the
  1376. * radiotap head that iwl3945 supported. See iwl3945_rt.
  1377. */
  1378. skb_reserve(rxb->skb, 4);
  1379. priv->alloc_rxb_skb++;
  1380. list_del(element);
  1381. /* Get physical address of RB/SKB */
  1382. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  1383. rxb->skb->data,
  1384. priv->hw_params.rx_buf_size,
  1385. PCI_DMA_FROMDEVICE);
  1386. list_add_tail(&rxb->list, &rxq->rx_free);
  1387. rxq->free_count++;
  1388. }
  1389. spin_unlock_irqrestore(&rxq->lock, flags);
  1390. }
  1391. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1392. {
  1393. unsigned long flags;
  1394. int i;
  1395. spin_lock_irqsave(&rxq->lock, flags);
  1396. INIT_LIST_HEAD(&rxq->rx_free);
  1397. INIT_LIST_HEAD(&rxq->rx_used);
  1398. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1399. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1400. /* In the reset function, these buffers may have been allocated
  1401. * to an SKB, so we need to unmap and free potential storage */
  1402. if (rxq->pool[i].skb != NULL) {
  1403. pci_unmap_single(priv->pci_dev,
  1404. rxq->pool[i].real_dma_addr,
  1405. priv->hw_params.rx_buf_size,
  1406. PCI_DMA_FROMDEVICE);
  1407. priv->alloc_rxb_skb--;
  1408. dev_kfree_skb(rxq->pool[i].skb);
  1409. rxq->pool[i].skb = NULL;
  1410. }
  1411. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1412. }
  1413. /* Set us so that we have processed and used all buffers, but have
  1414. * not restocked the Rx queue with fresh buffers */
  1415. rxq->read = rxq->write = 0;
  1416. rxq->free_count = 0;
  1417. spin_unlock_irqrestore(&rxq->lock, flags);
  1418. }
  1419. EXPORT_SYMBOL(iwl3945_rx_queue_reset);
  1420. /*
  1421. * this should be called while priv->lock is locked
  1422. */
  1423. static void __iwl3945_rx_replenish(void *data)
  1424. {
  1425. struct iwl_priv *priv = data;
  1426. iwl3945_rx_allocate(priv);
  1427. iwl3945_rx_queue_restock(priv);
  1428. }
  1429. void iwl3945_rx_replenish(void *data)
  1430. {
  1431. struct iwl_priv *priv = data;
  1432. unsigned long flags;
  1433. iwl3945_rx_allocate(priv);
  1434. spin_lock_irqsave(&priv->lock, flags);
  1435. iwl3945_rx_queue_restock(priv);
  1436. spin_unlock_irqrestore(&priv->lock, flags);
  1437. }
  1438. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1439. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1440. * This free routine walks the list of POOL entries and if SKB is set to
  1441. * non NULL it is unmapped and freed
  1442. */
  1443. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1444. {
  1445. int i;
  1446. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1447. if (rxq->pool[i].skb != NULL) {
  1448. pci_unmap_single(priv->pci_dev,
  1449. rxq->pool[i].real_dma_addr,
  1450. priv->hw_params.rx_buf_size,
  1451. PCI_DMA_FROMDEVICE);
  1452. dev_kfree_skb(rxq->pool[i].skb);
  1453. }
  1454. }
  1455. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1456. rxq->dma_addr);
  1457. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1458. rxq->rb_stts, rxq->rb_stts_dma);
  1459. rxq->bd = NULL;
  1460. rxq->rb_stts = NULL;
  1461. }
  1462. EXPORT_SYMBOL(iwl3945_rx_queue_free);
  1463. /* Convert linear signal-to-noise ratio into dB */
  1464. static u8 ratio2dB[100] = {
  1465. /* 0 1 2 3 4 5 6 7 8 9 */
  1466. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1467. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1468. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1469. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1470. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1471. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1472. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1473. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1474. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1475. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1476. };
  1477. /* Calculates a relative dB value from a ratio of linear
  1478. * (i.e. not dB) signal levels.
  1479. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1480. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1481. {
  1482. /* 1000:1 or higher just report as 60 dB */
  1483. if (sig_ratio >= 1000)
  1484. return 60;
  1485. /* 100:1 or higher, divide by 10 and use table,
  1486. * add 20 dB to make up for divide by 10 */
  1487. if (sig_ratio >= 100)
  1488. return 20 + (int)ratio2dB[sig_ratio/10];
  1489. /* We shouldn't see this */
  1490. if (sig_ratio < 1)
  1491. return 0;
  1492. /* Use table for ratios 1:1 - 99:1 */
  1493. return (int)ratio2dB[sig_ratio];
  1494. }
  1495. #define PERFECT_RSSI (-20) /* dBm */
  1496. #define WORST_RSSI (-95) /* dBm */
  1497. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1498. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1499. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1500. * about formulas used below. */
  1501. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1502. {
  1503. int sig_qual;
  1504. int degradation = PERFECT_RSSI - rssi_dbm;
  1505. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1506. * as indicator; formula is (signal dbm - noise dbm).
  1507. * SNR at or above 40 is a great signal (100%).
  1508. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1509. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1510. if (noise_dbm) {
  1511. if (rssi_dbm - noise_dbm >= 40)
  1512. return 100;
  1513. else if (rssi_dbm < noise_dbm)
  1514. return 0;
  1515. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1516. /* Else use just the signal level.
  1517. * This formula is a least squares fit of data points collected and
  1518. * compared with a reference system that had a percentage (%) display
  1519. * for signal quality. */
  1520. } else
  1521. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1522. (15 * RSSI_RANGE + 62 * degradation)) /
  1523. (RSSI_RANGE * RSSI_RANGE);
  1524. if (sig_qual > 100)
  1525. sig_qual = 100;
  1526. else if (sig_qual < 1)
  1527. sig_qual = 0;
  1528. return sig_qual;
  1529. }
  1530. /**
  1531. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1532. *
  1533. * Uses the priv->rx_handlers callback function array to invoke
  1534. * the appropriate handlers, including command responses,
  1535. * frame-received notifications, and other notifications.
  1536. */
  1537. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1538. {
  1539. struct iwl_rx_mem_buffer *rxb;
  1540. struct iwl_rx_packet *pkt;
  1541. struct iwl_rx_queue *rxq = &priv->rxq;
  1542. u32 r, i;
  1543. int reclaim;
  1544. unsigned long flags;
  1545. u8 fill_rx = 0;
  1546. u32 count = 8;
  1547. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1548. * buffer that the driver may process (last buffer filled by ucode). */
  1549. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1550. i = rxq->read;
  1551. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  1552. fill_rx = 1;
  1553. /* Rx interrupt, but nothing sent from uCode */
  1554. if (i == r)
  1555. IWL_DEBUG(priv, IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  1556. while (i != r) {
  1557. rxb = rxq->queue[i];
  1558. /* If an RXB doesn't have a Rx queue slot associated with it,
  1559. * then a bug has been introduced in the queue refilling
  1560. * routines -- catch it here */
  1561. BUG_ON(rxb == NULL);
  1562. rxq->queue[i] = NULL;
  1563. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1564. priv->hw_params.rx_buf_size,
  1565. PCI_DMA_FROMDEVICE);
  1566. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1567. /* Reclaim a command buffer only if this packet is a response
  1568. * to a (driver-originated) command.
  1569. * If the packet (e.g. Rx frame) originated from uCode,
  1570. * there is no command buffer to reclaim.
  1571. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1572. * but apparently a few don't get set; catch them here. */
  1573. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1574. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1575. (pkt->hdr.cmd != REPLY_TX);
  1576. /* Based on type of command response or notification,
  1577. * handle those that need handling via function in
  1578. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1579. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1580. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1581. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1582. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1583. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1584. } else {
  1585. /* No handling needed */
  1586. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1587. "r %d i %d No handler needed for %s, 0x%02x\n",
  1588. r, i, get_cmd_string(pkt->hdr.cmd),
  1589. pkt->hdr.cmd);
  1590. }
  1591. if (reclaim) {
  1592. /* Invoke any callbacks, transfer the skb to caller, and
  1593. * fire off the (possibly) blocking iwl_send_cmd()
  1594. * as we reclaim the driver command queue */
  1595. if (rxb && rxb->skb)
  1596. iwl_tx_cmd_complete(priv, rxb);
  1597. else
  1598. IWL_WARN(priv, "Claim null rxb?\n");
  1599. }
  1600. /* For now we just don't re-use anything. We can tweak this
  1601. * later to try and re-use notification packets and SKBs that
  1602. * fail to Rx correctly */
  1603. if (rxb->skb != NULL) {
  1604. priv->alloc_rxb_skb--;
  1605. dev_kfree_skb_any(rxb->skb);
  1606. rxb->skb = NULL;
  1607. }
  1608. spin_lock_irqsave(&rxq->lock, flags);
  1609. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1610. spin_unlock_irqrestore(&rxq->lock, flags);
  1611. i = (i + 1) & RX_QUEUE_MASK;
  1612. /* If there are a lot of unused frames,
  1613. * restock the Rx queue so ucode won't assert. */
  1614. if (fill_rx) {
  1615. count++;
  1616. if (count >= 8) {
  1617. priv->rxq.read = i;
  1618. __iwl3945_rx_replenish(priv);
  1619. count = 0;
  1620. }
  1621. }
  1622. }
  1623. /* Backtrack one entry */
  1624. priv->rxq.read = i;
  1625. iwl3945_rx_queue_restock(priv);
  1626. }
  1627. /* call this function to flush any scheduled tasklet */
  1628. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1629. {
  1630. /* wait to make sure we flush pending tasklet*/
  1631. synchronize_irq(priv->pci_dev->irq);
  1632. tasklet_kill(&priv->irq_tasklet);
  1633. }
  1634. static const char *desc_lookup(int i)
  1635. {
  1636. switch (i) {
  1637. case 1:
  1638. return "FAIL";
  1639. case 2:
  1640. return "BAD_PARAM";
  1641. case 3:
  1642. return "BAD_CHECKSUM";
  1643. case 4:
  1644. return "NMI_INTERRUPT";
  1645. case 5:
  1646. return "SYSASSERT";
  1647. case 6:
  1648. return "FATAL_ERROR";
  1649. }
  1650. return "UNKNOWN";
  1651. }
  1652. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1653. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1654. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1655. {
  1656. u32 i;
  1657. u32 desc, time, count, base, data1;
  1658. u32 blink1, blink2, ilink1, ilink2;
  1659. int rc;
  1660. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1661. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1662. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1663. return;
  1664. }
  1665. rc = iwl_grab_nic_access(priv);
  1666. if (rc) {
  1667. IWL_WARN(priv, "Can not read from adapter at this time.\n");
  1668. return;
  1669. }
  1670. count = iwl_read_targ_mem(priv, base);
  1671. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1672. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1673. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1674. priv->status, count);
  1675. }
  1676. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1677. "ilink1 nmiPC Line\n");
  1678. for (i = ERROR_START_OFFSET;
  1679. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1680. i += ERROR_ELEM_SIZE) {
  1681. desc = iwl_read_targ_mem(priv, base + i);
  1682. time =
  1683. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1684. blink1 =
  1685. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1686. blink2 =
  1687. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1688. ilink1 =
  1689. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1690. ilink2 =
  1691. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1692. data1 =
  1693. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1694. IWL_ERR(priv,
  1695. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1696. desc_lookup(desc), desc, time, blink1, blink2,
  1697. ilink1, ilink2, data1);
  1698. }
  1699. iwl_release_nic_access(priv);
  1700. }
  1701. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1702. /**
  1703. * iwl3945_print_event_log - Dump error event log to syslog
  1704. *
  1705. * NOTE: Must be called with iwl_grab_nic_access() already obtained!
  1706. */
  1707. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1708. u32 num_events, u32 mode)
  1709. {
  1710. u32 i;
  1711. u32 base; /* SRAM byte address of event log header */
  1712. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1713. u32 ptr; /* SRAM byte address of log data */
  1714. u32 ev, time, data; /* event log data */
  1715. if (num_events == 0)
  1716. return;
  1717. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1718. if (mode == 0)
  1719. event_size = 2 * sizeof(u32);
  1720. else
  1721. event_size = 3 * sizeof(u32);
  1722. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1723. /* "time" is actually "data" for mode 0 (no timestamp).
  1724. * place event id # at far right for easier visual parsing. */
  1725. for (i = 0; i < num_events; i++) {
  1726. ev = iwl_read_targ_mem(priv, ptr);
  1727. ptr += sizeof(u32);
  1728. time = iwl_read_targ_mem(priv, ptr);
  1729. ptr += sizeof(u32);
  1730. if (mode == 0) {
  1731. /* data, ev */
  1732. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1733. } else {
  1734. data = iwl_read_targ_mem(priv, ptr);
  1735. ptr += sizeof(u32);
  1736. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1737. }
  1738. }
  1739. }
  1740. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1741. {
  1742. int rc;
  1743. u32 base; /* SRAM byte address of event log header */
  1744. u32 capacity; /* event log capacity in # entries */
  1745. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1746. u32 num_wraps; /* # times uCode wrapped to top of log */
  1747. u32 next_entry; /* index of next entry to be written by uCode */
  1748. u32 size; /* # entries that we'll print */
  1749. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1750. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1751. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1752. return;
  1753. }
  1754. rc = iwl_grab_nic_access(priv);
  1755. if (rc) {
  1756. IWL_WARN(priv, "Can not read from adapter at this time.\n");
  1757. return;
  1758. }
  1759. /* event log header */
  1760. capacity = iwl_read_targ_mem(priv, base);
  1761. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1762. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1763. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1764. size = num_wraps ? capacity : next_entry;
  1765. /* bail out if nothing in log */
  1766. if (size == 0) {
  1767. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1768. iwl_release_nic_access(priv);
  1769. return;
  1770. }
  1771. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1772. size, num_wraps);
  1773. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1774. * i.e the next one that uCode would fill. */
  1775. if (num_wraps)
  1776. iwl3945_print_event_log(priv, next_entry,
  1777. capacity - next_entry, mode);
  1778. /* (then/else) start at top of log */
  1779. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1780. iwl_release_nic_access(priv);
  1781. }
  1782. static void iwl3945_error_recovery(struct iwl_priv *priv)
  1783. {
  1784. unsigned long flags;
  1785. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  1786. sizeof(priv->staging_rxon));
  1787. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1788. iwl3945_commit_rxon(priv);
  1789. iwl3945_add_station(priv, priv->bssid, 1, 0);
  1790. spin_lock_irqsave(&priv->lock, flags);
  1791. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  1792. priv->error_recovering = 0;
  1793. spin_unlock_irqrestore(&priv->lock, flags);
  1794. }
  1795. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1796. {
  1797. u32 inta, handled = 0;
  1798. u32 inta_fh;
  1799. unsigned long flags;
  1800. #ifdef CONFIG_IWLWIFI_DEBUG
  1801. u32 inta_mask;
  1802. #endif
  1803. spin_lock_irqsave(&priv->lock, flags);
  1804. /* Ack/clear/reset pending uCode interrupts.
  1805. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1806. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1807. inta = iwl_read32(priv, CSR_INT);
  1808. iwl_write32(priv, CSR_INT, inta);
  1809. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1810. * Any new interrupts that happen after this, either while we're
  1811. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1812. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1813. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1814. #ifdef CONFIG_IWLWIFI_DEBUG
  1815. if (priv->debug_level & IWL_DL_ISR) {
  1816. /* just for debug */
  1817. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1818. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1819. inta, inta_mask, inta_fh);
  1820. }
  1821. #endif
  1822. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1823. * atomic, make sure that inta covers all the interrupts that
  1824. * we've discovered, even if FH interrupt came in just after
  1825. * reading CSR_INT. */
  1826. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1827. inta |= CSR_INT_BIT_FH_RX;
  1828. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1829. inta |= CSR_INT_BIT_FH_TX;
  1830. /* Now service all interrupt bits discovered above. */
  1831. if (inta & CSR_INT_BIT_HW_ERR) {
  1832. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  1833. /* Tell the device to stop sending interrupts */
  1834. iwl_disable_interrupts(priv);
  1835. iwl_irq_handle_error(priv);
  1836. handled |= CSR_INT_BIT_HW_ERR;
  1837. spin_unlock_irqrestore(&priv->lock, flags);
  1838. return;
  1839. }
  1840. #ifdef CONFIG_IWLWIFI_DEBUG
  1841. if (priv->debug_level & (IWL_DL_ISR)) {
  1842. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1843. if (inta & CSR_INT_BIT_SCD)
  1844. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1845. "the frame/frames.\n");
  1846. /* Alive notification via Rx interrupt will do the real work */
  1847. if (inta & CSR_INT_BIT_ALIVE)
  1848. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1849. }
  1850. #endif
  1851. /* Safely ignore these bits for debug checks below */
  1852. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1853. /* Error detected by uCode */
  1854. if (inta & CSR_INT_BIT_SW_ERR) {
  1855. IWL_ERR(priv, "Microcode SW error detected. "
  1856. "Restarting 0x%X.\n", inta);
  1857. iwl_irq_handle_error(priv);
  1858. handled |= CSR_INT_BIT_SW_ERR;
  1859. }
  1860. /* uCode wakes up after power-down sleep */
  1861. if (inta & CSR_INT_BIT_WAKEUP) {
  1862. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1863. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1864. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1865. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1866. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1867. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1868. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1869. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1870. handled |= CSR_INT_BIT_WAKEUP;
  1871. }
  1872. /* All uCode command responses, including Tx command responses,
  1873. * Rx "responses" (frame-received notification), and other
  1874. * notifications from uCode come through here*/
  1875. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1876. iwl3945_rx_handle(priv);
  1877. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1878. }
  1879. if (inta & CSR_INT_BIT_FH_TX) {
  1880. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1881. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1882. if (!iwl_grab_nic_access(priv)) {
  1883. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1884. (FH39_SRVC_CHNL), 0x0);
  1885. iwl_release_nic_access(priv);
  1886. }
  1887. handled |= CSR_INT_BIT_FH_TX;
  1888. }
  1889. if (inta & ~handled)
  1890. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1891. if (inta & ~CSR_INI_SET_MASK) {
  1892. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1893. inta & ~CSR_INI_SET_MASK);
  1894. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1895. }
  1896. /* Re-enable all interrupts */
  1897. /* only Re-enable if disabled by irq */
  1898. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1899. iwl_enable_interrupts(priv);
  1900. #ifdef CONFIG_IWLWIFI_DEBUG
  1901. if (priv->debug_level & (IWL_DL_ISR)) {
  1902. inta = iwl_read32(priv, CSR_INT);
  1903. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1904. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1905. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1906. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1907. }
  1908. #endif
  1909. spin_unlock_irqrestore(&priv->lock, flags);
  1910. }
  1911. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1912. enum ieee80211_band band,
  1913. u8 is_active, u8 n_probes,
  1914. struct iwl3945_scan_channel *scan_ch)
  1915. {
  1916. const struct ieee80211_channel *channels = NULL;
  1917. const struct ieee80211_supported_band *sband;
  1918. const struct iwl_channel_info *ch_info;
  1919. u16 passive_dwell = 0;
  1920. u16 active_dwell = 0;
  1921. int added, i;
  1922. sband = iwl_get_hw_mode(priv, band);
  1923. if (!sband)
  1924. return 0;
  1925. channels = sband->channels;
  1926. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1927. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1928. if (passive_dwell <= active_dwell)
  1929. passive_dwell = active_dwell + 1;
  1930. for (i = 0, added = 0; i < sband->n_channels; i++) {
  1931. if (channels[i].flags & IEEE80211_CHAN_DISABLED)
  1932. continue;
  1933. scan_ch->channel = channels[i].hw_value;
  1934. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1935. if (!is_channel_valid(ch_info)) {
  1936. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1937. scan_ch->channel);
  1938. continue;
  1939. }
  1940. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1941. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1942. /* If passive , set up for auto-switch
  1943. * and use long active_dwell time.
  1944. */
  1945. if (!is_active || is_channel_passive(ch_info) ||
  1946. (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1947. scan_ch->type = 0; /* passive */
  1948. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1949. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1950. } else {
  1951. scan_ch->type = 1; /* active */
  1952. }
  1953. /* Set direct probe bits. These may be used both for active
  1954. * scan channels (probes gets sent right away),
  1955. * or for passive channels (probes get se sent only after
  1956. * hearing clear Rx packet).*/
  1957. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1958. if (n_probes)
  1959. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1960. } else {
  1961. /* uCode v1 does not allow setting direct probe bits on
  1962. * passive channel. */
  1963. if ((scan_ch->type & 1) && n_probes)
  1964. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1965. }
  1966. /* Set txpower levels to defaults */
  1967. scan_ch->tpc.dsp_atten = 110;
  1968. /* scan_pwr_info->tpc.dsp_atten; */
  1969. /*scan_pwr_info->tpc.tx_gain; */
  1970. if (band == IEEE80211_BAND_5GHZ)
  1971. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1972. else {
  1973. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1974. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1975. * power level:
  1976. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1977. */
  1978. }
  1979. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1980. scan_ch->channel,
  1981. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1982. (scan_ch->type & 1) ?
  1983. active_dwell : passive_dwell);
  1984. scan_ch++;
  1985. added++;
  1986. }
  1987. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1988. return added;
  1989. }
  1990. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1991. struct ieee80211_rate *rates)
  1992. {
  1993. int i;
  1994. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1995. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1996. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1997. rates[i].hw_value_short = i;
  1998. rates[i].flags = 0;
  1999. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  2000. /*
  2001. * If CCK != 1M then set short preamble rate flag.
  2002. */
  2003. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  2004. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2005. }
  2006. }
  2007. }
  2008. /******************************************************************************
  2009. *
  2010. * uCode download functions
  2011. *
  2012. ******************************************************************************/
  2013. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  2014. {
  2015. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  2016. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  2017. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  2018. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  2019. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  2020. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  2021. }
  2022. /**
  2023. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  2024. * looking at all data.
  2025. */
  2026. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  2027. {
  2028. u32 val;
  2029. u32 save_len = len;
  2030. int rc = 0;
  2031. u32 errcnt;
  2032. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  2033. rc = iwl_grab_nic_access(priv);
  2034. if (rc)
  2035. return rc;
  2036. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  2037. IWL39_RTC_INST_LOWER_BOUND);
  2038. errcnt = 0;
  2039. for (; len > 0; len -= sizeof(u32), image++) {
  2040. /* read data comes through single port, auto-incr addr */
  2041. /* NOTE: Use the debugless read so we don't flood kernel log
  2042. * if IWL_DL_IO is set */
  2043. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  2044. if (val != le32_to_cpu(*image)) {
  2045. IWL_ERR(priv, "uCode INST section is invalid at "
  2046. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  2047. save_len - len, val, le32_to_cpu(*image));
  2048. rc = -EIO;
  2049. errcnt++;
  2050. if (errcnt >= 20)
  2051. break;
  2052. }
  2053. }
  2054. iwl_release_nic_access(priv);
  2055. if (!errcnt)
  2056. IWL_DEBUG_INFO(priv,
  2057. "ucode image in INSTRUCTION memory is good\n");
  2058. return rc;
  2059. }
  2060. /**
  2061. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  2062. * using sample data 100 bytes apart. If these sample points are good,
  2063. * it's a pretty good bet that everything between them is good, too.
  2064. */
  2065. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  2066. {
  2067. u32 val;
  2068. int rc = 0;
  2069. u32 errcnt = 0;
  2070. u32 i;
  2071. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  2072. rc = iwl_grab_nic_access(priv);
  2073. if (rc)
  2074. return rc;
  2075. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  2076. /* read data comes through single port, auto-incr addr */
  2077. /* NOTE: Use the debugless read so we don't flood kernel log
  2078. * if IWL_DL_IO is set */
  2079. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  2080. i + IWL39_RTC_INST_LOWER_BOUND);
  2081. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  2082. if (val != le32_to_cpu(*image)) {
  2083. #if 0 /* Enable this if you want to see details */
  2084. IWL_ERR(priv, "uCode INST section is invalid at "
  2085. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  2086. i, val, *image);
  2087. #endif
  2088. rc = -EIO;
  2089. errcnt++;
  2090. if (errcnt >= 3)
  2091. break;
  2092. }
  2093. }
  2094. iwl_release_nic_access(priv);
  2095. return rc;
  2096. }
  2097. /**
  2098. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  2099. * and verify its contents
  2100. */
  2101. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  2102. {
  2103. __le32 *image;
  2104. u32 len;
  2105. int rc = 0;
  2106. /* Try bootstrap */
  2107. image = (__le32 *)priv->ucode_boot.v_addr;
  2108. len = priv->ucode_boot.len;
  2109. rc = iwl3945_verify_inst_sparse(priv, image, len);
  2110. if (rc == 0) {
  2111. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  2112. return 0;
  2113. }
  2114. /* Try initialize */
  2115. image = (__le32 *)priv->ucode_init.v_addr;
  2116. len = priv->ucode_init.len;
  2117. rc = iwl3945_verify_inst_sparse(priv, image, len);
  2118. if (rc == 0) {
  2119. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  2120. return 0;
  2121. }
  2122. /* Try runtime/protocol */
  2123. image = (__le32 *)priv->ucode_code.v_addr;
  2124. len = priv->ucode_code.len;
  2125. rc = iwl3945_verify_inst_sparse(priv, image, len);
  2126. if (rc == 0) {
  2127. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  2128. return 0;
  2129. }
  2130. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  2131. /* Since nothing seems to match, show first several data entries in
  2132. * instruction SRAM, so maybe visual inspection will give a clue.
  2133. * Selection of bootstrap image (vs. other images) is arbitrary. */
  2134. image = (__le32 *)priv->ucode_boot.v_addr;
  2135. len = priv->ucode_boot.len;
  2136. rc = iwl3945_verify_inst_full(priv, image, len);
  2137. return rc;
  2138. }
  2139. static void iwl3945_nic_start(struct iwl_priv *priv)
  2140. {
  2141. /* Remove all resets to allow NIC to operate */
  2142. iwl_write32(priv, CSR_RESET, 0);
  2143. }
  2144. /**
  2145. * iwl3945_read_ucode - Read uCode images from disk file.
  2146. *
  2147. * Copy into buffers for card to fetch via bus-mastering
  2148. */
  2149. static int iwl3945_read_ucode(struct iwl_priv *priv)
  2150. {
  2151. struct iwl_ucode *ucode;
  2152. int ret = -EINVAL, index;
  2153. const struct firmware *ucode_raw;
  2154. /* firmware file name contains uCode/driver compatibility version */
  2155. const char *name_pre = priv->cfg->fw_name_pre;
  2156. const unsigned int api_max = priv->cfg->ucode_api_max;
  2157. const unsigned int api_min = priv->cfg->ucode_api_min;
  2158. char buf[25];
  2159. u8 *src;
  2160. size_t len;
  2161. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  2162. /* Ask kernel firmware_class module to get the boot firmware off disk.
  2163. * request_firmware() is synchronous, file is in memory on return. */
  2164. for (index = api_max; index >= api_min; index--) {
  2165. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  2166. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  2167. if (ret < 0) {
  2168. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  2169. buf, ret);
  2170. if (ret == -ENOENT)
  2171. continue;
  2172. else
  2173. goto error;
  2174. } else {
  2175. if (index < api_max)
  2176. IWL_ERR(priv, "Loaded firmware %s, "
  2177. "which is deprecated. "
  2178. " Please use API v%u instead.\n",
  2179. buf, api_max);
  2180. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  2181. "(%zd bytes) from disk\n",
  2182. buf, ucode_raw->size);
  2183. break;
  2184. }
  2185. }
  2186. if (ret < 0)
  2187. goto error;
  2188. /* Make sure that we got at least our header! */
  2189. if (ucode_raw->size < sizeof(*ucode)) {
  2190. IWL_ERR(priv, "File size way too small!\n");
  2191. ret = -EINVAL;
  2192. goto err_release;
  2193. }
  2194. /* Data from ucode file: header followed by uCode images */
  2195. ucode = (void *)ucode_raw->data;
  2196. priv->ucode_ver = le32_to_cpu(ucode->ver);
  2197. api_ver = IWL_UCODE_API(priv->ucode_ver);
  2198. inst_size = le32_to_cpu(ucode->inst_size);
  2199. data_size = le32_to_cpu(ucode->data_size);
  2200. init_size = le32_to_cpu(ucode->init_size);
  2201. init_data_size = le32_to_cpu(ucode->init_data_size);
  2202. boot_size = le32_to_cpu(ucode->boot_size);
  2203. /* api_ver should match the api version forming part of the
  2204. * firmware filename ... but we don't check for that and only rely
  2205. * on the API version read from firmware header from here on forward */
  2206. if (api_ver < api_min || api_ver > api_max) {
  2207. IWL_ERR(priv, "Driver unable to support your firmware API. "
  2208. "Driver supports v%u, firmware is v%u.\n",
  2209. api_max, api_ver);
  2210. priv->ucode_ver = 0;
  2211. ret = -EINVAL;
  2212. goto err_release;
  2213. }
  2214. if (api_ver != api_max)
  2215. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  2216. "got %u. New firmware can be obtained "
  2217. "from http://www.intellinuxwireless.org.\n",
  2218. api_max, api_ver);
  2219. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  2220. IWL_UCODE_MAJOR(priv->ucode_ver),
  2221. IWL_UCODE_MINOR(priv->ucode_ver),
  2222. IWL_UCODE_API(priv->ucode_ver),
  2223. IWL_UCODE_SERIAL(priv->ucode_ver));
  2224. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  2225. priv->ucode_ver);
  2226. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  2227. inst_size);
  2228. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  2229. data_size);
  2230. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  2231. init_size);
  2232. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  2233. init_data_size);
  2234. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  2235. boot_size);
  2236. /* Verify size of file vs. image size info in file's header */
  2237. if (ucode_raw->size < sizeof(*ucode) +
  2238. inst_size + data_size + init_size +
  2239. init_data_size + boot_size) {
  2240. IWL_DEBUG_INFO(priv, "uCode file size %zd too small\n",
  2241. ucode_raw->size);
  2242. ret = -EINVAL;
  2243. goto err_release;
  2244. }
  2245. /* Verify that uCode images will fit in card's SRAM */
  2246. if (inst_size > IWL39_MAX_INST_SIZE) {
  2247. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  2248. inst_size);
  2249. ret = -EINVAL;
  2250. goto err_release;
  2251. }
  2252. if (data_size > IWL39_MAX_DATA_SIZE) {
  2253. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  2254. data_size);
  2255. ret = -EINVAL;
  2256. goto err_release;
  2257. }
  2258. if (init_size > IWL39_MAX_INST_SIZE) {
  2259. IWL_DEBUG_INFO(priv,
  2260. "uCode init instr len %d too large to fit in\n",
  2261. init_size);
  2262. ret = -EINVAL;
  2263. goto err_release;
  2264. }
  2265. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  2266. IWL_DEBUG_INFO(priv,
  2267. "uCode init data len %d too large to fit in\n",
  2268. init_data_size);
  2269. ret = -EINVAL;
  2270. goto err_release;
  2271. }
  2272. if (boot_size > IWL39_MAX_BSM_SIZE) {
  2273. IWL_DEBUG_INFO(priv,
  2274. "uCode boot instr len %d too large to fit in\n",
  2275. boot_size);
  2276. ret = -EINVAL;
  2277. goto err_release;
  2278. }
  2279. /* Allocate ucode buffers for card's bus-master loading ... */
  2280. /* Runtime instructions and 2 copies of data:
  2281. * 1) unmodified from disk
  2282. * 2) backup cache for save/restore during power-downs */
  2283. priv->ucode_code.len = inst_size;
  2284. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  2285. priv->ucode_data.len = data_size;
  2286. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  2287. priv->ucode_data_backup.len = data_size;
  2288. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  2289. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  2290. !priv->ucode_data_backup.v_addr)
  2291. goto err_pci_alloc;
  2292. /* Initialization instructions and data */
  2293. if (init_size && init_data_size) {
  2294. priv->ucode_init.len = init_size;
  2295. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  2296. priv->ucode_init_data.len = init_data_size;
  2297. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  2298. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  2299. goto err_pci_alloc;
  2300. }
  2301. /* Bootstrap (instructions only, no data) */
  2302. if (boot_size) {
  2303. priv->ucode_boot.len = boot_size;
  2304. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  2305. if (!priv->ucode_boot.v_addr)
  2306. goto err_pci_alloc;
  2307. }
  2308. /* Copy images into buffers for card's bus-master reads ... */
  2309. /* Runtime instructions (first block of data in file) */
  2310. src = &ucode->data[0];
  2311. len = priv->ucode_code.len;
  2312. IWL_DEBUG_INFO(priv,
  2313. "Copying (but not loading) uCode instr len %zd\n", len);
  2314. memcpy(priv->ucode_code.v_addr, src, len);
  2315. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  2316. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  2317. /* Runtime data (2nd block)
  2318. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  2319. src = &ucode->data[inst_size];
  2320. len = priv->ucode_data.len;
  2321. IWL_DEBUG_INFO(priv,
  2322. "Copying (but not loading) uCode data len %zd\n", len);
  2323. memcpy(priv->ucode_data.v_addr, src, len);
  2324. memcpy(priv->ucode_data_backup.v_addr, src, len);
  2325. /* Initialization instructions (3rd block) */
  2326. if (init_size) {
  2327. src = &ucode->data[inst_size + data_size];
  2328. len = priv->ucode_init.len;
  2329. IWL_DEBUG_INFO(priv,
  2330. "Copying (but not loading) init instr len %zd\n", len);
  2331. memcpy(priv->ucode_init.v_addr, src, len);
  2332. }
  2333. /* Initialization data (4th block) */
  2334. if (init_data_size) {
  2335. src = &ucode->data[inst_size + data_size + init_size];
  2336. len = priv->ucode_init_data.len;
  2337. IWL_DEBUG_INFO(priv,
  2338. "Copying (but not loading) init data len %zd\n", len);
  2339. memcpy(priv->ucode_init_data.v_addr, src, len);
  2340. }
  2341. /* Bootstrap instructions (5th block) */
  2342. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  2343. len = priv->ucode_boot.len;
  2344. IWL_DEBUG_INFO(priv,
  2345. "Copying (but not loading) boot instr len %zd\n", len);
  2346. memcpy(priv->ucode_boot.v_addr, src, len);
  2347. /* We have our copies now, allow OS release its copies */
  2348. release_firmware(ucode_raw);
  2349. return 0;
  2350. err_pci_alloc:
  2351. IWL_ERR(priv, "failed to allocate pci memory\n");
  2352. ret = -ENOMEM;
  2353. iwl3945_dealloc_ucode_pci(priv);
  2354. err_release:
  2355. release_firmware(ucode_raw);
  2356. error:
  2357. return ret;
  2358. }
  2359. /**
  2360. * iwl3945_set_ucode_ptrs - Set uCode address location
  2361. *
  2362. * Tell initialization uCode where to find runtime uCode.
  2363. *
  2364. * BSM registers initially contain pointers to initialization uCode.
  2365. * We need to replace them to load runtime uCode inst and data,
  2366. * and to save runtime data when powering down.
  2367. */
  2368. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2369. {
  2370. dma_addr_t pinst;
  2371. dma_addr_t pdata;
  2372. int rc = 0;
  2373. unsigned long flags;
  2374. /* bits 31:0 for 3945 */
  2375. pinst = priv->ucode_code.p_addr;
  2376. pdata = priv->ucode_data_backup.p_addr;
  2377. spin_lock_irqsave(&priv->lock, flags);
  2378. rc = iwl_grab_nic_access(priv);
  2379. if (rc) {
  2380. spin_unlock_irqrestore(&priv->lock, flags);
  2381. return rc;
  2382. }
  2383. /* Tell bootstrap uCode where to find image to load */
  2384. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2385. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2386. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2387. priv->ucode_data.len);
  2388. /* Inst byte count must be last to set up, bit 31 signals uCode
  2389. * that all new ptr/size info is in place */
  2390. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2391. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2392. iwl_release_nic_access(priv);
  2393. spin_unlock_irqrestore(&priv->lock, flags);
  2394. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2395. return rc;
  2396. }
  2397. /**
  2398. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2399. *
  2400. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2401. *
  2402. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2403. */
  2404. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2405. {
  2406. /* Check alive response for "valid" sign from uCode */
  2407. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2408. /* We had an error bringing up the hardware, so take it
  2409. * all the way back down so we can try again */
  2410. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2411. goto restart;
  2412. }
  2413. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2414. * This is a paranoid check, because we would not have gotten the
  2415. * "initialize" alive if code weren't properly loaded. */
  2416. if (iwl3945_verify_ucode(priv)) {
  2417. /* Runtime instruction load was bad;
  2418. * take it all the way back down so we can try again */
  2419. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2420. goto restart;
  2421. }
  2422. /* Send pointers to protocol/runtime uCode image ... init code will
  2423. * load and launch runtime uCode, which will send us another "Alive"
  2424. * notification. */
  2425. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2426. if (iwl3945_set_ucode_ptrs(priv)) {
  2427. /* Runtime instruction load won't happen;
  2428. * take it all the way back down so we can try again */
  2429. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2430. goto restart;
  2431. }
  2432. return;
  2433. restart:
  2434. queue_work(priv->workqueue, &priv->restart);
  2435. }
  2436. /* temporary */
  2437. static int iwl3945_mac_beacon_update(struct ieee80211_hw *hw,
  2438. struct sk_buff *skb);
  2439. /**
  2440. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2441. * from protocol/runtime uCode (initialization uCode's
  2442. * Alive gets handled by iwl3945_init_alive_start()).
  2443. */
  2444. static void iwl3945_alive_start(struct iwl_priv *priv)
  2445. {
  2446. int rc = 0;
  2447. int thermal_spin = 0;
  2448. u32 rfkill;
  2449. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2450. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2451. /* We had an error bringing up the hardware, so take it
  2452. * all the way back down so we can try again */
  2453. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2454. goto restart;
  2455. }
  2456. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2457. * This is a paranoid check, because we would not have gotten the
  2458. * "runtime" alive if code weren't properly loaded. */
  2459. if (iwl3945_verify_ucode(priv)) {
  2460. /* Runtime instruction load was bad;
  2461. * take it all the way back down so we can try again */
  2462. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2463. goto restart;
  2464. }
  2465. iwl3945_clear_stations_table(priv);
  2466. rc = iwl_grab_nic_access(priv);
  2467. if (rc) {
  2468. IWL_WARN(priv, "Can not read RFKILL status from adapter\n");
  2469. return;
  2470. }
  2471. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2472. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2473. iwl_release_nic_access(priv);
  2474. if (rfkill & 0x1) {
  2475. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2476. /* if RFKILL is not on, then wait for thermal
  2477. * sensor in adapter to kick in */
  2478. while (iwl3945_hw_get_temperature(priv) == 0) {
  2479. thermal_spin++;
  2480. udelay(10);
  2481. }
  2482. if (thermal_spin)
  2483. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2484. thermal_spin * 10);
  2485. } else
  2486. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2487. /* After the ALIVE response, we can send commands to 3945 uCode */
  2488. set_bit(STATUS_ALIVE, &priv->status);
  2489. /* Clear out the uCode error bit if it is set */
  2490. clear_bit(STATUS_FW_ERROR, &priv->status);
  2491. if (iwl_is_rfkill(priv))
  2492. return;
  2493. ieee80211_wake_queues(priv->hw);
  2494. priv->active_rate = priv->rates_mask;
  2495. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2496. iwl_power_update_mode(priv, false);
  2497. if (iwl_is_associated(priv)) {
  2498. struct iwl3945_rxon_cmd *active_rxon =
  2499. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2500. memcpy(&priv->staging_rxon, &priv->active_rxon,
  2501. sizeof(priv->staging_rxon));
  2502. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2503. } else {
  2504. /* Initialize our rx_config data */
  2505. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2506. }
  2507. /* Configure Bluetooth device coexistence support */
  2508. iwl_send_bt_config(priv);
  2509. /* Configure the adapter for unassociated operation */
  2510. iwl3945_commit_rxon(priv);
  2511. iwl3945_reg_txpower_periodic(priv);
  2512. iwl3945_led_register(priv);
  2513. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2514. set_bit(STATUS_READY, &priv->status);
  2515. wake_up_interruptible(&priv->wait_command_queue);
  2516. if (priv->error_recovering)
  2517. iwl3945_error_recovery(priv);
  2518. /* reassociate for ADHOC mode */
  2519. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2520. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2521. priv->vif);
  2522. if (beacon)
  2523. iwl3945_mac_beacon_update(priv->hw, beacon);
  2524. }
  2525. return;
  2526. restart:
  2527. queue_work(priv->workqueue, &priv->restart);
  2528. }
  2529. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2530. static void __iwl3945_down(struct iwl_priv *priv)
  2531. {
  2532. unsigned long flags;
  2533. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2534. struct ieee80211_conf *conf = NULL;
  2535. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2536. conf = ieee80211_get_hw_conf(priv->hw);
  2537. if (!exit_pending)
  2538. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2539. iwl3945_led_unregister(priv);
  2540. iwl3945_clear_stations_table(priv);
  2541. /* Unblock any waiting calls */
  2542. wake_up_interruptible_all(&priv->wait_command_queue);
  2543. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2544. * exiting the module */
  2545. if (!exit_pending)
  2546. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2547. /* stop and reset the on-board processor */
  2548. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2549. /* tell the device to stop sending interrupts */
  2550. spin_lock_irqsave(&priv->lock, flags);
  2551. iwl_disable_interrupts(priv);
  2552. spin_unlock_irqrestore(&priv->lock, flags);
  2553. iwl_synchronize_irq(priv);
  2554. if (priv->mac80211_registered)
  2555. ieee80211_stop_queues(priv->hw);
  2556. /* If we have not previously called iwl3945_init() then
  2557. * clear all bits but the RF Kill and SUSPEND bits and return */
  2558. if (!iwl_is_init(priv)) {
  2559. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2560. STATUS_RF_KILL_HW |
  2561. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  2562. STATUS_RF_KILL_SW |
  2563. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2564. STATUS_GEO_CONFIGURED |
  2565. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  2566. STATUS_IN_SUSPEND |
  2567. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2568. STATUS_EXIT_PENDING;
  2569. goto exit;
  2570. }
  2571. /* ...otherwise clear out all the status bits but the RF Kill and
  2572. * SUSPEND bits and continue taking the NIC down. */
  2573. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2574. STATUS_RF_KILL_HW |
  2575. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  2576. STATUS_RF_KILL_SW |
  2577. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2578. STATUS_GEO_CONFIGURED |
  2579. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  2580. STATUS_IN_SUSPEND |
  2581. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2582. STATUS_FW_ERROR |
  2583. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2584. STATUS_EXIT_PENDING;
  2585. priv->cfg->ops->lib->apm_ops.reset(priv);
  2586. spin_lock_irqsave(&priv->lock, flags);
  2587. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2588. spin_unlock_irqrestore(&priv->lock, flags);
  2589. iwl3945_hw_txq_ctx_stop(priv);
  2590. iwl3945_hw_rxq_stop(priv);
  2591. spin_lock_irqsave(&priv->lock, flags);
  2592. if (!iwl_grab_nic_access(priv)) {
  2593. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2594. APMG_CLK_VAL_DMA_CLK_RQT);
  2595. iwl_release_nic_access(priv);
  2596. }
  2597. spin_unlock_irqrestore(&priv->lock, flags);
  2598. udelay(5);
  2599. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  2600. priv->cfg->ops->lib->apm_ops.stop(priv);
  2601. else
  2602. priv->cfg->ops->lib->apm_ops.reset(priv);
  2603. exit:
  2604. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2605. if (priv->ibss_beacon)
  2606. dev_kfree_skb(priv->ibss_beacon);
  2607. priv->ibss_beacon = NULL;
  2608. /* clear out any free frames */
  2609. iwl3945_clear_free_frames(priv);
  2610. }
  2611. static void iwl3945_down(struct iwl_priv *priv)
  2612. {
  2613. mutex_lock(&priv->mutex);
  2614. __iwl3945_down(priv);
  2615. mutex_unlock(&priv->mutex);
  2616. iwl3945_cancel_deferred_work(priv);
  2617. }
  2618. #define MAX_HW_RESTARTS 5
  2619. static int __iwl3945_up(struct iwl_priv *priv)
  2620. {
  2621. int rc, i;
  2622. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2623. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2624. return -EIO;
  2625. }
  2626. if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
  2627. IWL_WARN(priv, "Radio disabled by SW RF kill (module "
  2628. "parameter)\n");
  2629. return -ENODEV;
  2630. }
  2631. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2632. IWL_ERR(priv, "ucode not available for device bring up\n");
  2633. return -EIO;
  2634. }
  2635. /* If platform's RF_KILL switch is NOT set to KILL */
  2636. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2637. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2638. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2639. else {
  2640. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2641. if (!test_bit(STATUS_IN_SUSPEND, &priv->status)) {
  2642. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2643. return -ENODEV;
  2644. }
  2645. }
  2646. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2647. rc = iwl3945_hw_nic_init(priv);
  2648. if (rc) {
  2649. IWL_ERR(priv, "Unable to int nic\n");
  2650. return rc;
  2651. }
  2652. /* make sure rfkill handshake bits are cleared */
  2653. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2654. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2655. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2656. /* clear (again), then enable host interrupts */
  2657. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2658. iwl_enable_interrupts(priv);
  2659. /* really make sure rfkill handshake bits are cleared */
  2660. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2661. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2662. /* Copy original ucode data image from disk into backup cache.
  2663. * This will be used to initialize the on-board processor's
  2664. * data SRAM for a clean start when the runtime program first loads. */
  2665. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2666. priv->ucode_data.len);
  2667. /* We return success when we resume from suspend and rf_kill is on. */
  2668. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2669. return 0;
  2670. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2671. iwl3945_clear_stations_table(priv);
  2672. /* load bootstrap state machine,
  2673. * load bootstrap program into processor's memory,
  2674. * prepare to load the "initialize" uCode */
  2675. priv->cfg->ops->lib->load_ucode(priv);
  2676. if (rc) {
  2677. IWL_ERR(priv,
  2678. "Unable to set up bootstrap uCode: %d\n", rc);
  2679. continue;
  2680. }
  2681. /* start card; "initialize" will load runtime ucode */
  2682. iwl3945_nic_start(priv);
  2683. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2684. return 0;
  2685. }
  2686. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2687. __iwl3945_down(priv);
  2688. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2689. /* tried to restart and config the device for as long as our
  2690. * patience could withstand */
  2691. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2692. return -EIO;
  2693. }
  2694. /*****************************************************************************
  2695. *
  2696. * Workqueue callbacks
  2697. *
  2698. *****************************************************************************/
  2699. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2700. {
  2701. struct iwl_priv *priv =
  2702. container_of(data, struct iwl_priv, init_alive_start.work);
  2703. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2704. return;
  2705. mutex_lock(&priv->mutex);
  2706. iwl3945_init_alive_start(priv);
  2707. mutex_unlock(&priv->mutex);
  2708. }
  2709. static void iwl3945_bg_alive_start(struct work_struct *data)
  2710. {
  2711. struct iwl_priv *priv =
  2712. container_of(data, struct iwl_priv, alive_start.work);
  2713. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2714. return;
  2715. mutex_lock(&priv->mutex);
  2716. iwl3945_alive_start(priv);
  2717. mutex_unlock(&priv->mutex);
  2718. }
  2719. static void iwl3945_rfkill_poll(struct work_struct *data)
  2720. {
  2721. struct iwl_priv *priv =
  2722. container_of(data, struct iwl_priv, rfkill_poll.work);
  2723. unsigned long status = priv->status;
  2724. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2725. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2726. else
  2727. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2728. if (test_bit(STATUS_RF_KILL_HW, &status) != test_bit(STATUS_RF_KILL_HW, &priv->status))
  2729. queue_work(priv->workqueue, &priv->rf_kill);
  2730. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2731. round_jiffies_relative(2 * HZ));
  2732. }
  2733. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2734. static void iwl3945_bg_request_scan(struct work_struct *data)
  2735. {
  2736. struct iwl_priv *priv =
  2737. container_of(data, struct iwl_priv, request_scan);
  2738. struct iwl_host_cmd cmd = {
  2739. .id = REPLY_SCAN_CMD,
  2740. .len = sizeof(struct iwl3945_scan_cmd),
  2741. .meta.flags = CMD_SIZE_HUGE,
  2742. };
  2743. int rc = 0;
  2744. struct iwl3945_scan_cmd *scan;
  2745. struct ieee80211_conf *conf = NULL;
  2746. u8 n_probes = 2;
  2747. enum ieee80211_band band;
  2748. DECLARE_SSID_BUF(ssid);
  2749. conf = ieee80211_get_hw_conf(priv->hw);
  2750. mutex_lock(&priv->mutex);
  2751. if (!iwl_is_ready(priv)) {
  2752. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2753. goto done;
  2754. }
  2755. /* Make sure the scan wasn't canceled before this queued work
  2756. * was given the chance to run... */
  2757. if (!test_bit(STATUS_SCANNING, &priv->status))
  2758. goto done;
  2759. /* This should never be called or scheduled if there is currently
  2760. * a scan active in the hardware. */
  2761. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2762. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2763. "Ignoring second request.\n");
  2764. rc = -EIO;
  2765. goto done;
  2766. }
  2767. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2768. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2769. goto done;
  2770. }
  2771. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2772. IWL_DEBUG_HC(priv,
  2773. "Scan request while abort pending. Queuing.\n");
  2774. goto done;
  2775. }
  2776. if (iwl_is_rfkill(priv)) {
  2777. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2778. goto done;
  2779. }
  2780. if (!test_bit(STATUS_READY, &priv->status)) {
  2781. IWL_DEBUG_HC(priv,
  2782. "Scan request while uninitialized. Queuing.\n");
  2783. goto done;
  2784. }
  2785. if (!priv->scan_bands) {
  2786. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2787. goto done;
  2788. }
  2789. if (!priv->scan) {
  2790. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2791. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2792. if (!priv->scan) {
  2793. rc = -ENOMEM;
  2794. goto done;
  2795. }
  2796. }
  2797. scan = priv->scan;
  2798. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2799. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2800. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2801. if (iwl_is_associated(priv)) {
  2802. u16 interval = 0;
  2803. u32 extra;
  2804. u32 suspend_time = 100;
  2805. u32 scan_suspend_time = 100;
  2806. unsigned long flags;
  2807. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2808. spin_lock_irqsave(&priv->lock, flags);
  2809. interval = priv->beacon_int;
  2810. spin_unlock_irqrestore(&priv->lock, flags);
  2811. scan->suspend_time = 0;
  2812. scan->max_out_time = cpu_to_le32(200 * 1024);
  2813. if (!interval)
  2814. interval = suspend_time;
  2815. /*
  2816. * suspend time format:
  2817. * 0-19: beacon interval in usec (time before exec.)
  2818. * 20-23: 0
  2819. * 24-31: number of beacons (suspend between channels)
  2820. */
  2821. extra = (suspend_time / interval) << 24;
  2822. scan_suspend_time = 0xFF0FFFFF &
  2823. (extra | ((suspend_time % interval) * 1024));
  2824. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2825. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2826. scan_suspend_time, interval);
  2827. }
  2828. /* We should add the ability for user to lock to PASSIVE ONLY */
  2829. if (priv->one_direct_scan) {
  2830. IWL_DEBUG_SCAN(priv, "Kicking off one direct scan for '%s'\n",
  2831. print_ssid(ssid, priv->direct_ssid,
  2832. priv->direct_ssid_len));
  2833. scan->direct_scan[0].id = WLAN_EID_SSID;
  2834. scan->direct_scan[0].len = priv->direct_ssid_len;
  2835. memcpy(scan->direct_scan[0].ssid,
  2836. priv->direct_ssid, priv->direct_ssid_len);
  2837. n_probes++;
  2838. } else
  2839. IWL_DEBUG_SCAN(priv, "Kicking off one indirect scan.\n");
  2840. /* We don't build a direct scan probe request; the uCode will do
  2841. * that based on the direct_mask added to each channel entry */
  2842. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2843. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2844. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2845. /* flags + rate selection */
  2846. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2847. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2848. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2849. scan->good_CRC_th = 0;
  2850. band = IEEE80211_BAND_2GHZ;
  2851. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2852. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2853. scan->good_CRC_th = IWL_GOOD_CRC_TH;
  2854. band = IEEE80211_BAND_5GHZ;
  2855. } else {
  2856. IWL_WARN(priv, "Invalid scan band count\n");
  2857. goto done;
  2858. }
  2859. scan->tx_cmd.len = cpu_to_le16(
  2860. iwl_fill_probe_req(priv, band,
  2861. (struct ieee80211_mgmt *)scan->data,
  2862. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2863. /* select Rx antennas */
  2864. scan->flags |= iwl3945_get_antenna_flags(priv);
  2865. if (priv->iw_mode == NL80211_IFTYPE_MONITOR)
  2866. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2867. scan->channel_count =
  2868. iwl3945_get_channels_for_scan(priv, band, 1, /* active */
  2869. n_probes,
  2870. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2871. if (scan->channel_count == 0) {
  2872. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2873. goto done;
  2874. }
  2875. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2876. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2877. cmd.data = scan;
  2878. scan->len = cpu_to_le16(cmd.len);
  2879. set_bit(STATUS_SCAN_HW, &priv->status);
  2880. rc = iwl_send_cmd_sync(priv, &cmd);
  2881. if (rc)
  2882. goto done;
  2883. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2884. IWL_SCAN_CHECK_WATCHDOG);
  2885. mutex_unlock(&priv->mutex);
  2886. return;
  2887. done:
  2888. /* can not perform scan make sure we clear scanning
  2889. * bits from status so next scan request can be performed.
  2890. * if we dont clear scanning status bit here all next scan
  2891. * will fail
  2892. */
  2893. clear_bit(STATUS_SCAN_HW, &priv->status);
  2894. clear_bit(STATUS_SCANNING, &priv->status);
  2895. /* inform mac80211 scan aborted */
  2896. queue_work(priv->workqueue, &priv->scan_completed);
  2897. mutex_unlock(&priv->mutex);
  2898. }
  2899. static void iwl3945_bg_up(struct work_struct *data)
  2900. {
  2901. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2902. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2903. return;
  2904. mutex_lock(&priv->mutex);
  2905. __iwl3945_up(priv);
  2906. mutex_unlock(&priv->mutex);
  2907. iwl_rfkill_set_hw_state(priv);
  2908. }
  2909. static void iwl3945_bg_restart(struct work_struct *data)
  2910. {
  2911. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2912. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2913. return;
  2914. iwl3945_down(priv);
  2915. queue_work(priv->workqueue, &priv->up);
  2916. }
  2917. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2918. {
  2919. struct iwl_priv *priv =
  2920. container_of(data, struct iwl_priv, rx_replenish);
  2921. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2922. return;
  2923. mutex_lock(&priv->mutex);
  2924. iwl3945_rx_replenish(priv);
  2925. mutex_unlock(&priv->mutex);
  2926. }
  2927. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2928. static void iwl3945_post_associate(struct iwl_priv *priv)
  2929. {
  2930. int rc = 0;
  2931. struct ieee80211_conf *conf = NULL;
  2932. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2933. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2934. return;
  2935. }
  2936. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2937. priv->assoc_id, priv->active_rxon.bssid_addr);
  2938. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2939. return;
  2940. if (!priv->vif || !priv->is_open)
  2941. return;
  2942. iwl_scan_cancel_timeout(priv, 200);
  2943. conf = ieee80211_get_hw_conf(priv->hw);
  2944. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2945. iwl3945_commit_rxon(priv);
  2946. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2947. iwl3945_setup_rxon_timing(priv);
  2948. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2949. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2950. if (rc)
  2951. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2952. "Attempting to continue.\n");
  2953. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2954. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2955. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2956. priv->assoc_id, priv->beacon_int);
  2957. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2958. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2959. else
  2960. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2961. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2962. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2963. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2964. else
  2965. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2966. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2967. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2968. }
  2969. iwl3945_commit_rxon(priv);
  2970. switch (priv->iw_mode) {
  2971. case NL80211_IFTYPE_STATION:
  2972. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2973. break;
  2974. case NL80211_IFTYPE_ADHOC:
  2975. priv->assoc_id = 1;
  2976. iwl3945_add_station(priv, priv->bssid, 0, 0);
  2977. iwl3945_sync_sta(priv, IWL_STA_ID,
  2978. (priv->band == IEEE80211_BAND_5GHZ) ?
  2979. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2980. CMD_ASYNC);
  2981. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2982. iwl3945_send_beacon_cmd(priv);
  2983. break;
  2984. default:
  2985. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2986. __func__, priv->iw_mode);
  2987. break;
  2988. }
  2989. iwl_activate_qos(priv, 0);
  2990. /* we have just associated, don't start scan too early */
  2991. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2992. }
  2993. static int iwl3945_mac_config(struct ieee80211_hw *hw, u32 changed);
  2994. /*****************************************************************************
  2995. *
  2996. * mac80211 entry point functions
  2997. *
  2998. *****************************************************************************/
  2999. #define UCODE_READY_TIMEOUT (2 * HZ)
  3000. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  3001. {
  3002. struct iwl_priv *priv = hw->priv;
  3003. int ret;
  3004. IWL_DEBUG_MAC80211(priv, "enter\n");
  3005. /* we should be verifying the device is ready to be opened */
  3006. mutex_lock(&priv->mutex);
  3007. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  3008. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  3009. * ucode filename and max sizes are card-specific. */
  3010. if (!priv->ucode_code.len) {
  3011. ret = iwl3945_read_ucode(priv);
  3012. if (ret) {
  3013. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  3014. mutex_unlock(&priv->mutex);
  3015. goto out_release_irq;
  3016. }
  3017. }
  3018. ret = __iwl3945_up(priv);
  3019. mutex_unlock(&priv->mutex);
  3020. iwl_rfkill_set_hw_state(priv);
  3021. if (ret)
  3022. goto out_release_irq;
  3023. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  3024. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  3025. return 0;
  3026. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  3027. * mac80211 will not be run successfully. */
  3028. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  3029. test_bit(STATUS_READY, &priv->status),
  3030. UCODE_READY_TIMEOUT);
  3031. if (!ret) {
  3032. if (!test_bit(STATUS_READY, &priv->status)) {
  3033. IWL_ERR(priv,
  3034. "Wait for START_ALIVE timeout after %dms.\n",
  3035. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  3036. ret = -ETIMEDOUT;
  3037. goto out_release_irq;
  3038. }
  3039. }
  3040. /* ucode is running and will send rfkill notifications,
  3041. * no need to poll the killswitch state anymore */
  3042. cancel_delayed_work(&priv->rfkill_poll);
  3043. priv->is_open = 1;
  3044. IWL_DEBUG_MAC80211(priv, "leave\n");
  3045. return 0;
  3046. out_release_irq:
  3047. priv->is_open = 0;
  3048. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  3049. return ret;
  3050. }
  3051. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  3052. {
  3053. struct iwl_priv *priv = hw->priv;
  3054. IWL_DEBUG_MAC80211(priv, "enter\n");
  3055. if (!priv->is_open) {
  3056. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  3057. return;
  3058. }
  3059. priv->is_open = 0;
  3060. if (iwl_is_ready_rf(priv)) {
  3061. /* stop mac, cancel any scan request and clear
  3062. * RXON_FILTER_ASSOC_MSK BIT
  3063. */
  3064. mutex_lock(&priv->mutex);
  3065. iwl_scan_cancel_timeout(priv, 100);
  3066. mutex_unlock(&priv->mutex);
  3067. }
  3068. iwl3945_down(priv);
  3069. flush_workqueue(priv->workqueue);
  3070. /* start polling the killswitch state again */
  3071. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3072. round_jiffies_relative(2 * HZ));
  3073. IWL_DEBUG_MAC80211(priv, "leave\n");
  3074. }
  3075. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  3076. {
  3077. struct iwl_priv *priv = hw->priv;
  3078. IWL_DEBUG_MAC80211(priv, "enter\n");
  3079. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  3080. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  3081. if (iwl3945_tx_skb(priv, skb))
  3082. dev_kfree_skb_any(skb);
  3083. IWL_DEBUG_MAC80211(priv, "leave\n");
  3084. return NETDEV_TX_OK;
  3085. }
  3086. static int iwl3945_mac_add_interface(struct ieee80211_hw *hw,
  3087. struct ieee80211_if_init_conf *conf)
  3088. {
  3089. struct iwl_priv *priv = hw->priv;
  3090. unsigned long flags;
  3091. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  3092. if (priv->vif) {
  3093. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  3094. return -EOPNOTSUPP;
  3095. }
  3096. spin_lock_irqsave(&priv->lock, flags);
  3097. priv->vif = conf->vif;
  3098. priv->iw_mode = conf->type;
  3099. spin_unlock_irqrestore(&priv->lock, flags);
  3100. mutex_lock(&priv->mutex);
  3101. if (conf->mac_addr) {
  3102. IWL_DEBUG_MAC80211(priv, "Set: %pM\n", conf->mac_addr);
  3103. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  3104. }
  3105. if (iwl_is_ready(priv))
  3106. iwl3945_set_mode(priv, conf->type);
  3107. mutex_unlock(&priv->mutex);
  3108. IWL_DEBUG_MAC80211(priv, "leave\n");
  3109. return 0;
  3110. }
  3111. /**
  3112. * iwl3945_mac_config - mac80211 config callback
  3113. *
  3114. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  3115. * be set inappropriately and the driver currently sets the hardware up to
  3116. * use it whenever needed.
  3117. */
  3118. static int iwl3945_mac_config(struct ieee80211_hw *hw, u32 changed)
  3119. {
  3120. struct iwl_priv *priv = hw->priv;
  3121. const struct iwl_channel_info *ch_info;
  3122. struct ieee80211_conf *conf = &hw->conf;
  3123. unsigned long flags;
  3124. int ret = 0;
  3125. mutex_lock(&priv->mutex);
  3126. IWL_DEBUG_MAC80211(priv, "enter to channel %d\n",
  3127. conf->channel->hw_value);
  3128. if (!iwl_is_ready(priv)) {
  3129. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  3130. ret = -EIO;
  3131. goto out;
  3132. }
  3133. if (unlikely(!iwl3945_mod_params.disable_hw_scan &&
  3134. test_bit(STATUS_SCANNING, &priv->status))) {
  3135. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  3136. set_bit(STATUS_CONF_PENDING, &priv->status);
  3137. mutex_unlock(&priv->mutex);
  3138. return 0;
  3139. }
  3140. spin_lock_irqsave(&priv->lock, flags);
  3141. ch_info = iwl_get_channel_info(priv, conf->channel->band,
  3142. conf->channel->hw_value);
  3143. if (!is_channel_valid(ch_info)) {
  3144. IWL_DEBUG_SCAN(priv,
  3145. "Channel %d [%d] is INVALID for this band.\n",
  3146. conf->channel->hw_value, conf->channel->band);
  3147. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  3148. spin_unlock_irqrestore(&priv->lock, flags);
  3149. ret = -EINVAL;
  3150. goto out;
  3151. }
  3152. iwl_set_rxon_channel(priv, conf->channel);
  3153. iwl_set_flags_for_band(priv, conf->channel->band);
  3154. /* The list of supported rates and rate mask can be different
  3155. * for each phymode; since the phymode may have changed, reset
  3156. * the rate mask to what mac80211 lists */
  3157. iwl_set_rate(priv);
  3158. spin_unlock_irqrestore(&priv->lock, flags);
  3159. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  3160. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  3161. iwl3945_hw_channel_switch(priv, conf->channel);
  3162. goto out;
  3163. }
  3164. #endif
  3165. if (changed & IEEE80211_CONF_CHANGE_RADIO_ENABLED) {
  3166. if (conf->radio_enabled &&
  3167. iwl_radio_kill_sw_enable_radio(priv)) {
  3168. IWL_DEBUG_MAC80211(priv, "leave - RF-KILL - "
  3169. "waiting for uCode\n");
  3170. goto out;
  3171. }
  3172. if (!conf->radio_enabled) {
  3173. iwl_radio_kill_sw_disable_radio(priv);
  3174. IWL_DEBUG_MAC80211(priv, "leave - radio disabled\n");
  3175. goto out;
  3176. }
  3177. }
  3178. if (iwl_is_rfkill(priv)) {
  3179. IWL_DEBUG_MAC80211(priv, "leave - RF kill\n");
  3180. ret = -EIO;
  3181. goto out;
  3182. }
  3183. iwl_set_rate(priv);
  3184. if (memcmp(&priv->active_rxon,
  3185. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  3186. iwl3945_commit_rxon(priv);
  3187. else
  3188. IWL_DEBUG_INFO(priv, "Not re-sending same RXON configuration\n");
  3189. IWL_DEBUG_MAC80211(priv, "leave\n");
  3190. out:
  3191. clear_bit(STATUS_CONF_PENDING, &priv->status);
  3192. mutex_unlock(&priv->mutex);
  3193. return ret;
  3194. }
  3195. static void iwl3945_config_ap(struct iwl_priv *priv)
  3196. {
  3197. int rc = 0;
  3198. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  3199. return;
  3200. /* The following should be done only at AP bring up */
  3201. if (!(iwl_is_associated(priv))) {
  3202. /* RXON - unassoc (to set timing command) */
  3203. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  3204. iwl3945_commit_rxon(priv);
  3205. /* RXON Timing */
  3206. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  3207. iwl3945_setup_rxon_timing(priv);
  3208. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  3209. sizeof(priv->rxon_timing),
  3210. &priv->rxon_timing);
  3211. if (rc)
  3212. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  3213. "Attempting to continue.\n");
  3214. /* FIXME: what should be the assoc_id for AP? */
  3215. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  3216. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  3217. priv->staging_rxon.flags |=
  3218. RXON_FLG_SHORT_PREAMBLE_MSK;
  3219. else
  3220. priv->staging_rxon.flags &=
  3221. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  3222. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  3223. if (priv->assoc_capability &
  3224. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  3225. priv->staging_rxon.flags |=
  3226. RXON_FLG_SHORT_SLOT_MSK;
  3227. else
  3228. priv->staging_rxon.flags &=
  3229. ~RXON_FLG_SHORT_SLOT_MSK;
  3230. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  3231. priv->staging_rxon.flags &=
  3232. ~RXON_FLG_SHORT_SLOT_MSK;
  3233. }
  3234. /* restore RXON assoc */
  3235. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  3236. iwl3945_commit_rxon(priv);
  3237. iwl3945_add_station(priv, iwl_bcast_addr, 0, 0);
  3238. }
  3239. iwl3945_send_beacon_cmd(priv);
  3240. /* FIXME - we need to add code here to detect a totally new
  3241. * configuration, reset the AP, unassoc, rxon timing, assoc,
  3242. * clear sta table, add BCAST sta... */
  3243. }
  3244. static int iwl3945_mac_config_interface(struct ieee80211_hw *hw,
  3245. struct ieee80211_vif *vif,
  3246. struct ieee80211_if_conf *conf)
  3247. {
  3248. struct iwl_priv *priv = hw->priv;
  3249. int rc;
  3250. if (conf == NULL)
  3251. return -EIO;
  3252. if (priv->vif != vif) {
  3253. IWL_DEBUG_MAC80211(priv, "leave - priv->vif != vif\n");
  3254. return 0;
  3255. }
  3256. /* handle this temporarily here */
  3257. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  3258. conf->changed & IEEE80211_IFCC_BEACON) {
  3259. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  3260. if (!beacon)
  3261. return -ENOMEM;
  3262. mutex_lock(&priv->mutex);
  3263. rc = iwl3945_mac_beacon_update(hw, beacon);
  3264. mutex_unlock(&priv->mutex);
  3265. if (rc)
  3266. return rc;
  3267. }
  3268. if (!iwl_is_alive(priv))
  3269. return -EAGAIN;
  3270. mutex_lock(&priv->mutex);
  3271. if (conf->bssid)
  3272. IWL_DEBUG_MAC80211(priv, "bssid: %pM\n", conf->bssid);
  3273. /*
  3274. * very dubious code was here; the probe filtering flag is never set:
  3275. *
  3276. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  3277. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  3278. */
  3279. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  3280. if (!conf->bssid) {
  3281. conf->bssid = priv->mac_addr;
  3282. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  3283. IWL_DEBUG_MAC80211(priv, "bssid was set to: %pM\n",
  3284. conf->bssid);
  3285. }
  3286. if (priv->ibss_beacon)
  3287. dev_kfree_skb(priv->ibss_beacon);
  3288. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  3289. }
  3290. if (iwl_is_rfkill(priv))
  3291. goto done;
  3292. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  3293. !is_multicast_ether_addr(conf->bssid)) {
  3294. /* If there is currently a HW scan going on in the background
  3295. * then we need to cancel it else the RXON below will fail. */
  3296. if (iwl_scan_cancel_timeout(priv, 100)) {
  3297. IWL_WARN(priv, "Aborted scan still in progress "
  3298. "after 100ms\n");
  3299. IWL_DEBUG_MAC80211(priv, "leaving:scan abort failed\n");
  3300. mutex_unlock(&priv->mutex);
  3301. return -EAGAIN;
  3302. }
  3303. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  3304. /* TODO: Audit driver for usage of these members and see
  3305. * if mac80211 deprecates them (priv->bssid looks like it
  3306. * shouldn't be there, but I haven't scanned the IBSS code
  3307. * to verify) - jpk */
  3308. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  3309. if (priv->iw_mode == NL80211_IFTYPE_AP)
  3310. iwl3945_config_ap(priv);
  3311. else {
  3312. rc = iwl3945_commit_rxon(priv);
  3313. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  3314. iwl3945_add_station(priv,
  3315. priv->active_rxon.bssid_addr, 1, 0);
  3316. }
  3317. } else {
  3318. iwl_scan_cancel_timeout(priv, 100);
  3319. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  3320. iwl3945_commit_rxon(priv);
  3321. }
  3322. done:
  3323. IWL_DEBUG_MAC80211(priv, "leave\n");
  3324. mutex_unlock(&priv->mutex);
  3325. return 0;
  3326. }
  3327. static void iwl3945_mac_remove_interface(struct ieee80211_hw *hw,
  3328. struct ieee80211_if_init_conf *conf)
  3329. {
  3330. struct iwl_priv *priv = hw->priv;
  3331. IWL_DEBUG_MAC80211(priv, "enter\n");
  3332. mutex_lock(&priv->mutex);
  3333. if (iwl_is_ready_rf(priv)) {
  3334. iwl_scan_cancel_timeout(priv, 100);
  3335. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  3336. iwl3945_commit_rxon(priv);
  3337. }
  3338. if (priv->vif == conf->vif) {
  3339. priv->vif = NULL;
  3340. memset(priv->bssid, 0, ETH_ALEN);
  3341. }
  3342. mutex_unlock(&priv->mutex);
  3343. IWL_DEBUG_MAC80211(priv, "leave\n");
  3344. }
  3345. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  3346. static void iwl3945_bss_info_changed(struct ieee80211_hw *hw,
  3347. struct ieee80211_vif *vif,
  3348. struct ieee80211_bss_conf *bss_conf,
  3349. u32 changes)
  3350. {
  3351. struct iwl_priv *priv = hw->priv;
  3352. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  3353. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  3354. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  3355. bss_conf->use_short_preamble);
  3356. if (bss_conf->use_short_preamble)
  3357. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  3358. else
  3359. priv->staging_rxon.flags &=
  3360. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  3361. }
  3362. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  3363. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n",
  3364. bss_conf->use_cts_prot);
  3365. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  3366. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  3367. else
  3368. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  3369. }
  3370. if (changes & BSS_CHANGED_ASSOC) {
  3371. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  3372. /* This should never happen as this function should
  3373. * never be called from interrupt context. */
  3374. if (WARN_ON_ONCE(in_interrupt()))
  3375. return;
  3376. if (bss_conf->assoc) {
  3377. priv->assoc_id = bss_conf->aid;
  3378. priv->beacon_int = bss_conf->beacon_int;
  3379. priv->timestamp = bss_conf->timestamp;
  3380. priv->assoc_capability = bss_conf->assoc_capability;
  3381. priv->power_data.dtim_period = bss_conf->dtim_period;
  3382. priv->next_scan_jiffies = jiffies +
  3383. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  3384. mutex_lock(&priv->mutex);
  3385. iwl3945_post_associate(priv);
  3386. mutex_unlock(&priv->mutex);
  3387. } else {
  3388. priv->assoc_id = 0;
  3389. IWL_DEBUG_MAC80211(priv,
  3390. "DISASSOC %d\n", bss_conf->assoc);
  3391. }
  3392. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  3393. IWL_DEBUG_MAC80211(priv,
  3394. "Associated Changes %d\n", changes);
  3395. iwl3945_send_rxon_assoc(priv);
  3396. }
  3397. }
  3398. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  3399. struct ieee80211_vif *vif,
  3400. struct ieee80211_sta *sta,
  3401. struct ieee80211_key_conf *key)
  3402. {
  3403. struct iwl_priv *priv = hw->priv;
  3404. const u8 *addr;
  3405. int ret = 0;
  3406. u8 sta_id = IWL_INVALID_STATION;
  3407. u8 static_key;
  3408. IWL_DEBUG_MAC80211(priv, "enter\n");
  3409. if (iwl3945_mod_params.sw_crypto) {
  3410. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  3411. return -EOPNOTSUPP;
  3412. }
  3413. addr = sta ? sta->addr : iwl_bcast_addr;
  3414. static_key = !iwl_is_associated(priv);
  3415. if (!static_key) {
  3416. sta_id = iwl3945_hw_find_station(priv, addr);
  3417. if (sta_id == IWL_INVALID_STATION) {
  3418. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  3419. addr);
  3420. return -EINVAL;
  3421. }
  3422. }
  3423. mutex_lock(&priv->mutex);
  3424. iwl_scan_cancel_timeout(priv, 100);
  3425. mutex_unlock(&priv->mutex);
  3426. switch (cmd) {
  3427. case SET_KEY:
  3428. if (static_key)
  3429. ret = iwl3945_set_static_key(priv, key);
  3430. else
  3431. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  3432. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  3433. break;
  3434. case DISABLE_KEY:
  3435. if (static_key)
  3436. ret = iwl3945_remove_static_key(priv);
  3437. else
  3438. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  3439. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  3440. break;
  3441. default:
  3442. ret = -EINVAL;
  3443. }
  3444. IWL_DEBUG_MAC80211(priv, "leave\n");
  3445. return ret;
  3446. }
  3447. static int iwl3945_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  3448. const struct ieee80211_tx_queue_params *params)
  3449. {
  3450. struct iwl_priv *priv = hw->priv;
  3451. unsigned long flags;
  3452. int q;
  3453. IWL_DEBUG_MAC80211(priv, "enter\n");
  3454. if (!iwl_is_ready_rf(priv)) {
  3455. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  3456. return -EIO;
  3457. }
  3458. if (queue >= AC_NUM) {
  3459. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  3460. return 0;
  3461. }
  3462. q = AC_NUM - 1 - queue;
  3463. spin_lock_irqsave(&priv->lock, flags);
  3464. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  3465. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  3466. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  3467. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  3468. cpu_to_le16((params->txop * 32));
  3469. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  3470. priv->qos_data.qos_active = 1;
  3471. spin_unlock_irqrestore(&priv->lock, flags);
  3472. mutex_lock(&priv->mutex);
  3473. if (priv->iw_mode == NL80211_IFTYPE_AP)
  3474. iwl_activate_qos(priv, 1);
  3475. else if (priv->assoc_id && iwl_is_associated(priv))
  3476. iwl_activate_qos(priv, 0);
  3477. mutex_unlock(&priv->mutex);
  3478. IWL_DEBUG_MAC80211(priv, "leave\n");
  3479. return 0;
  3480. }
  3481. static int iwl3945_mac_get_tx_stats(struct ieee80211_hw *hw,
  3482. struct ieee80211_tx_queue_stats *stats)
  3483. {
  3484. struct iwl_priv *priv = hw->priv;
  3485. int i, avail;
  3486. struct iwl_tx_queue *txq;
  3487. struct iwl_queue *q;
  3488. unsigned long flags;
  3489. IWL_DEBUG_MAC80211(priv, "enter\n");
  3490. if (!iwl_is_ready_rf(priv)) {
  3491. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  3492. return -EIO;
  3493. }
  3494. spin_lock_irqsave(&priv->lock, flags);
  3495. for (i = 0; i < AC_NUM; i++) {
  3496. txq = &priv->txq[i];
  3497. q = &txq->q;
  3498. avail = iwl_queue_space(q);
  3499. stats[i].len = q->n_window - avail;
  3500. stats[i].limit = q->n_window - q->high_mark;
  3501. stats[i].count = q->n_window;
  3502. }
  3503. spin_unlock_irqrestore(&priv->lock, flags);
  3504. IWL_DEBUG_MAC80211(priv, "leave\n");
  3505. return 0;
  3506. }
  3507. static void iwl3945_mac_reset_tsf(struct ieee80211_hw *hw)
  3508. {
  3509. struct iwl_priv *priv = hw->priv;
  3510. unsigned long flags;
  3511. mutex_lock(&priv->mutex);
  3512. IWL_DEBUG_MAC80211(priv, "enter\n");
  3513. iwl_reset_qos(priv);
  3514. spin_lock_irqsave(&priv->lock, flags);
  3515. priv->assoc_id = 0;
  3516. priv->assoc_capability = 0;
  3517. /* new association get rid of ibss beacon skb */
  3518. if (priv->ibss_beacon)
  3519. dev_kfree_skb(priv->ibss_beacon);
  3520. priv->ibss_beacon = NULL;
  3521. priv->beacon_int = priv->hw->conf.beacon_int;
  3522. priv->timestamp = 0;
  3523. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  3524. priv->beacon_int = 0;
  3525. spin_unlock_irqrestore(&priv->lock, flags);
  3526. if (!iwl_is_ready_rf(priv)) {
  3527. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  3528. mutex_unlock(&priv->mutex);
  3529. return;
  3530. }
  3531. /* we are restarting association process
  3532. * clear RXON_FILTER_ASSOC_MSK bit
  3533. */
  3534. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  3535. iwl_scan_cancel_timeout(priv, 100);
  3536. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  3537. iwl3945_commit_rxon(priv);
  3538. }
  3539. /* Per mac80211.h: This is only used in IBSS mode... */
  3540. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  3541. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  3542. mutex_unlock(&priv->mutex);
  3543. return;
  3544. }
  3545. iwl_set_rate(priv);
  3546. mutex_unlock(&priv->mutex);
  3547. IWL_DEBUG_MAC80211(priv, "leave\n");
  3548. }
  3549. static int iwl3945_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  3550. {
  3551. struct iwl_priv *priv = hw->priv;
  3552. unsigned long flags;
  3553. __le64 timestamp;
  3554. IWL_DEBUG_MAC80211(priv, "enter\n");
  3555. if (!iwl_is_ready_rf(priv)) {
  3556. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  3557. return -EIO;
  3558. }
  3559. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  3560. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  3561. return -EIO;
  3562. }
  3563. spin_lock_irqsave(&priv->lock, flags);
  3564. if (priv->ibss_beacon)
  3565. dev_kfree_skb(priv->ibss_beacon);
  3566. priv->ibss_beacon = skb;
  3567. priv->assoc_id = 0;
  3568. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  3569. priv->timestamp = le64_to_cpu(timestamp);
  3570. IWL_DEBUG_MAC80211(priv, "leave\n");
  3571. spin_unlock_irqrestore(&priv->lock, flags);
  3572. iwl_reset_qos(priv);
  3573. iwl3945_post_associate(priv);
  3574. return 0;
  3575. }
  3576. /*****************************************************************************
  3577. *
  3578. * sysfs attributes
  3579. *
  3580. *****************************************************************************/
  3581. #ifdef CONFIG_IWLWIFI_DEBUG
  3582. /*
  3583. * The following adds a new attribute to the sysfs representation
  3584. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  3585. * used for controlling the debug level.
  3586. *
  3587. * See the level definitions in iwl for details.
  3588. */
  3589. static ssize_t show_debug_level(struct device *d,
  3590. struct device_attribute *attr, char *buf)
  3591. {
  3592. struct iwl_priv *priv = d->driver_data;
  3593. return sprintf(buf, "0x%08X\n", priv->debug_level);
  3594. }
  3595. static ssize_t store_debug_level(struct device *d,
  3596. struct device_attribute *attr,
  3597. const char *buf, size_t count)
  3598. {
  3599. struct iwl_priv *priv = d->driver_data;
  3600. unsigned long val;
  3601. int ret;
  3602. ret = strict_strtoul(buf, 0, &val);
  3603. if (ret)
  3604. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  3605. else
  3606. priv->debug_level = val;
  3607. return strnlen(buf, count);
  3608. }
  3609. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  3610. show_debug_level, store_debug_level);
  3611. #endif /* CONFIG_IWLWIFI_DEBUG */
  3612. static ssize_t show_temperature(struct device *d,
  3613. struct device_attribute *attr, char *buf)
  3614. {
  3615. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3616. if (!iwl_is_alive(priv))
  3617. return -EAGAIN;
  3618. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  3619. }
  3620. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  3621. static ssize_t show_tx_power(struct device *d,
  3622. struct device_attribute *attr, char *buf)
  3623. {
  3624. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3625. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  3626. }
  3627. static ssize_t store_tx_power(struct device *d,
  3628. struct device_attribute *attr,
  3629. const char *buf, size_t count)
  3630. {
  3631. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3632. char *p = (char *)buf;
  3633. u32 val;
  3634. val = simple_strtoul(p, &p, 10);
  3635. if (p == buf)
  3636. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  3637. else
  3638. iwl3945_hw_reg_set_txpower(priv, val);
  3639. return count;
  3640. }
  3641. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  3642. static ssize_t show_flags(struct device *d,
  3643. struct device_attribute *attr, char *buf)
  3644. {
  3645. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3646. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  3647. }
  3648. static ssize_t store_flags(struct device *d,
  3649. struct device_attribute *attr,
  3650. const char *buf, size_t count)
  3651. {
  3652. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3653. u32 flags = simple_strtoul(buf, NULL, 0);
  3654. mutex_lock(&priv->mutex);
  3655. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  3656. /* Cancel any currently running scans... */
  3657. if (iwl_scan_cancel_timeout(priv, 100))
  3658. IWL_WARN(priv, "Could not cancel scan.\n");
  3659. else {
  3660. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  3661. flags);
  3662. priv->staging_rxon.flags = cpu_to_le32(flags);
  3663. iwl3945_commit_rxon(priv);
  3664. }
  3665. }
  3666. mutex_unlock(&priv->mutex);
  3667. return count;
  3668. }
  3669. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  3670. static ssize_t show_filter_flags(struct device *d,
  3671. struct device_attribute *attr, char *buf)
  3672. {
  3673. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3674. return sprintf(buf, "0x%04X\n",
  3675. le32_to_cpu(priv->active_rxon.filter_flags));
  3676. }
  3677. static ssize_t store_filter_flags(struct device *d,
  3678. struct device_attribute *attr,
  3679. const char *buf, size_t count)
  3680. {
  3681. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3682. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  3683. mutex_lock(&priv->mutex);
  3684. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  3685. /* Cancel any currently running scans... */
  3686. if (iwl_scan_cancel_timeout(priv, 100))
  3687. IWL_WARN(priv, "Could not cancel scan.\n");
  3688. else {
  3689. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  3690. "0x%04X\n", filter_flags);
  3691. priv->staging_rxon.filter_flags =
  3692. cpu_to_le32(filter_flags);
  3693. iwl3945_commit_rxon(priv);
  3694. }
  3695. }
  3696. mutex_unlock(&priv->mutex);
  3697. return count;
  3698. }
  3699. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  3700. store_filter_flags);
  3701. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3702. static ssize_t show_measurement(struct device *d,
  3703. struct device_attribute *attr, char *buf)
  3704. {
  3705. struct iwl_priv *priv = dev_get_drvdata(d);
  3706. struct iwl_spectrum_notification measure_report;
  3707. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  3708. u8 *data = (u8 *)&measure_report;
  3709. unsigned long flags;
  3710. spin_lock_irqsave(&priv->lock, flags);
  3711. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  3712. spin_unlock_irqrestore(&priv->lock, flags);
  3713. return 0;
  3714. }
  3715. memcpy(&measure_report, &priv->measure_report, size);
  3716. priv->measurement_status = 0;
  3717. spin_unlock_irqrestore(&priv->lock, flags);
  3718. while (size && (PAGE_SIZE - len)) {
  3719. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3720. PAGE_SIZE - len, 1);
  3721. len = strlen(buf);
  3722. if (PAGE_SIZE - len)
  3723. buf[len++] = '\n';
  3724. ofs += 16;
  3725. size -= min(size, 16U);
  3726. }
  3727. return len;
  3728. }
  3729. static ssize_t store_measurement(struct device *d,
  3730. struct device_attribute *attr,
  3731. const char *buf, size_t count)
  3732. {
  3733. struct iwl_priv *priv = dev_get_drvdata(d);
  3734. struct ieee80211_measurement_params params = {
  3735. .channel = le16_to_cpu(priv->active_rxon.channel),
  3736. .start_time = cpu_to_le64(priv->last_tsf),
  3737. .duration = cpu_to_le16(1),
  3738. };
  3739. u8 type = IWL_MEASURE_BASIC;
  3740. u8 buffer[32];
  3741. u8 channel;
  3742. if (count) {
  3743. char *p = buffer;
  3744. strncpy(buffer, buf, min(sizeof(buffer), count));
  3745. channel = simple_strtoul(p, NULL, 0);
  3746. if (channel)
  3747. params.channel = channel;
  3748. p = buffer;
  3749. while (*p && *p != ' ')
  3750. p++;
  3751. if (*p)
  3752. type = simple_strtoul(p + 1, NULL, 0);
  3753. }
  3754. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3755. "channel %d (for '%s')\n", type, params.channel, buf);
  3756. iwl3945_get_measurement(priv, &params, type);
  3757. return count;
  3758. }
  3759. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3760. show_measurement, store_measurement);
  3761. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  3762. static ssize_t store_retry_rate(struct device *d,
  3763. struct device_attribute *attr,
  3764. const char *buf, size_t count)
  3765. {
  3766. struct iwl_priv *priv = dev_get_drvdata(d);
  3767. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3768. if (priv->retry_rate <= 0)
  3769. priv->retry_rate = 1;
  3770. return count;
  3771. }
  3772. static ssize_t show_retry_rate(struct device *d,
  3773. struct device_attribute *attr, char *buf)
  3774. {
  3775. struct iwl_priv *priv = dev_get_drvdata(d);
  3776. return sprintf(buf, "%d", priv->retry_rate);
  3777. }
  3778. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3779. store_retry_rate);
  3780. static ssize_t store_power_level(struct device *d,
  3781. struct device_attribute *attr,
  3782. const char *buf, size_t count)
  3783. {
  3784. struct iwl_priv *priv = dev_get_drvdata(d);
  3785. int ret;
  3786. unsigned long mode;
  3787. mutex_lock(&priv->mutex);
  3788. ret = strict_strtoul(buf, 10, &mode);
  3789. if (ret)
  3790. goto out;
  3791. ret = iwl_power_set_user_mode(priv, mode);
  3792. if (ret) {
  3793. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  3794. goto out;
  3795. }
  3796. ret = count;
  3797. out:
  3798. mutex_unlock(&priv->mutex);
  3799. return ret;
  3800. }
  3801. static ssize_t show_power_level(struct device *d,
  3802. struct device_attribute *attr, char *buf)
  3803. {
  3804. struct iwl_priv *priv = dev_get_drvdata(d);
  3805. int mode = priv->power_data.user_power_setting;
  3806. int system = priv->power_data.system_power_setting;
  3807. int level = priv->power_data.power_mode;
  3808. char *p = buf;
  3809. switch (system) {
  3810. case IWL_POWER_SYS_AUTO:
  3811. p += sprintf(p, "SYSTEM:auto");
  3812. break;
  3813. case IWL_POWER_SYS_AC:
  3814. p += sprintf(p, "SYSTEM:ac");
  3815. break;
  3816. case IWL_POWER_SYS_BATTERY:
  3817. p += sprintf(p, "SYSTEM:battery");
  3818. break;
  3819. }
  3820. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  3821. "fixed" : "auto");
  3822. p += sprintf(p, "\tINDEX:%d", level);
  3823. p += sprintf(p, "\n");
  3824. return p - buf + 1;
  3825. }
  3826. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR,
  3827. show_power_level, store_power_level);
  3828. #define MAX_WX_STRING 80
  3829. /* Values are in microsecond */
  3830. static const s32 timeout_duration[] = {
  3831. 350000,
  3832. 250000,
  3833. 75000,
  3834. 37000,
  3835. 25000,
  3836. };
  3837. static const s32 period_duration[] = {
  3838. 400000,
  3839. 700000,
  3840. 1000000,
  3841. 1000000,
  3842. 1000000
  3843. };
  3844. static ssize_t show_channels(struct device *d,
  3845. struct device_attribute *attr, char *buf)
  3846. {
  3847. /* all this shit doesn't belong into sysfs anyway */
  3848. return 0;
  3849. }
  3850. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3851. static ssize_t show_statistics(struct device *d,
  3852. struct device_attribute *attr, char *buf)
  3853. {
  3854. struct iwl_priv *priv = dev_get_drvdata(d);
  3855. u32 size = sizeof(struct iwl3945_notif_statistics);
  3856. u32 len = 0, ofs = 0;
  3857. u8 *data = (u8 *)&priv->statistics_39;
  3858. int rc = 0;
  3859. if (!iwl_is_alive(priv))
  3860. return -EAGAIN;
  3861. mutex_lock(&priv->mutex);
  3862. rc = iwl_send_statistics_request(priv, 0);
  3863. mutex_unlock(&priv->mutex);
  3864. if (rc) {
  3865. len = sprintf(buf,
  3866. "Error sending statistics request: 0x%08X\n", rc);
  3867. return len;
  3868. }
  3869. while (size && (PAGE_SIZE - len)) {
  3870. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3871. PAGE_SIZE - len, 1);
  3872. len = strlen(buf);
  3873. if (PAGE_SIZE - len)
  3874. buf[len++] = '\n';
  3875. ofs += 16;
  3876. size -= min(size, 16U);
  3877. }
  3878. return len;
  3879. }
  3880. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3881. static ssize_t show_antenna(struct device *d,
  3882. struct device_attribute *attr, char *buf)
  3883. {
  3884. struct iwl_priv *priv = dev_get_drvdata(d);
  3885. if (!iwl_is_alive(priv))
  3886. return -EAGAIN;
  3887. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3888. }
  3889. static ssize_t store_antenna(struct device *d,
  3890. struct device_attribute *attr,
  3891. const char *buf, size_t count)
  3892. {
  3893. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3894. int ant;
  3895. if (count == 0)
  3896. return 0;
  3897. if (sscanf(buf, "%1i", &ant) != 1) {
  3898. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3899. return count;
  3900. }
  3901. if ((ant >= 0) && (ant <= 2)) {
  3902. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3903. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3904. } else
  3905. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3906. return count;
  3907. }
  3908. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3909. static ssize_t show_status(struct device *d,
  3910. struct device_attribute *attr, char *buf)
  3911. {
  3912. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  3913. if (!iwl_is_alive(priv))
  3914. return -EAGAIN;
  3915. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3916. }
  3917. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3918. static ssize_t dump_error_log(struct device *d,
  3919. struct device_attribute *attr,
  3920. const char *buf, size_t count)
  3921. {
  3922. char *p = (char *)buf;
  3923. if (p[0] == '1')
  3924. iwl3945_dump_nic_error_log((struct iwl_priv *)d->driver_data);
  3925. return strnlen(buf, count);
  3926. }
  3927. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3928. static ssize_t dump_event_log(struct device *d,
  3929. struct device_attribute *attr,
  3930. const char *buf, size_t count)
  3931. {
  3932. char *p = (char *)buf;
  3933. if (p[0] == '1')
  3934. iwl3945_dump_nic_event_log((struct iwl_priv *)d->driver_data);
  3935. return strnlen(buf, count);
  3936. }
  3937. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3938. /*****************************************************************************
  3939. *
  3940. * driver setup and tear down
  3941. *
  3942. *****************************************************************************/
  3943. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3944. {
  3945. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3946. init_waitqueue_head(&priv->wait_command_queue);
  3947. INIT_WORK(&priv->up, iwl3945_bg_up);
  3948. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3949. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3950. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  3951. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3952. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3953. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3954. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3955. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3956. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3957. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3958. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3959. iwl3945_hw_setup_deferred_work(priv);
  3960. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3961. iwl3945_irq_tasklet, (unsigned long)priv);
  3962. }
  3963. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3964. {
  3965. iwl3945_hw_cancel_deferred_work(priv);
  3966. cancel_delayed_work_sync(&priv->init_alive_start);
  3967. cancel_delayed_work(&priv->scan_check);
  3968. cancel_delayed_work(&priv->alive_start);
  3969. cancel_work_sync(&priv->beacon_update);
  3970. }
  3971. static struct attribute *iwl3945_sysfs_entries[] = {
  3972. &dev_attr_antenna.attr,
  3973. &dev_attr_channels.attr,
  3974. &dev_attr_dump_errors.attr,
  3975. &dev_attr_dump_events.attr,
  3976. &dev_attr_flags.attr,
  3977. &dev_attr_filter_flags.attr,
  3978. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3979. &dev_attr_measurement.attr,
  3980. #endif
  3981. &dev_attr_power_level.attr,
  3982. &dev_attr_retry_rate.attr,
  3983. &dev_attr_statistics.attr,
  3984. &dev_attr_status.attr,
  3985. &dev_attr_temperature.attr,
  3986. &dev_attr_tx_power.attr,
  3987. #ifdef CONFIG_IWLWIFI_DEBUG
  3988. &dev_attr_debug_level.attr,
  3989. #endif
  3990. NULL
  3991. };
  3992. static struct attribute_group iwl3945_attribute_group = {
  3993. .name = NULL, /* put in device directory */
  3994. .attrs = iwl3945_sysfs_entries,
  3995. };
  3996. static struct ieee80211_ops iwl3945_hw_ops = {
  3997. .tx = iwl3945_mac_tx,
  3998. .start = iwl3945_mac_start,
  3999. .stop = iwl3945_mac_stop,
  4000. .add_interface = iwl3945_mac_add_interface,
  4001. .remove_interface = iwl3945_mac_remove_interface,
  4002. .config = iwl3945_mac_config,
  4003. .config_interface = iwl3945_mac_config_interface,
  4004. .configure_filter = iwl_configure_filter,
  4005. .set_key = iwl3945_mac_set_key,
  4006. .get_tx_stats = iwl3945_mac_get_tx_stats,
  4007. .conf_tx = iwl3945_mac_conf_tx,
  4008. .reset_tsf = iwl3945_mac_reset_tsf,
  4009. .bss_info_changed = iwl3945_bss_info_changed,
  4010. .hw_scan = iwl_mac_hw_scan
  4011. };
  4012. static int iwl3945_init_drv(struct iwl_priv *priv)
  4013. {
  4014. int ret;
  4015. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  4016. priv->retry_rate = 1;
  4017. priv->ibss_beacon = NULL;
  4018. spin_lock_init(&priv->lock);
  4019. spin_lock_init(&priv->power_data.lock);
  4020. spin_lock_init(&priv->sta_lock);
  4021. spin_lock_init(&priv->hcmd_lock);
  4022. INIT_LIST_HEAD(&priv->free_frames);
  4023. mutex_init(&priv->mutex);
  4024. /* Clear the driver's (not device's) station table */
  4025. iwl3945_clear_stations_table(priv);
  4026. priv->data_retry_limit = -1;
  4027. priv->ieee_channels = NULL;
  4028. priv->ieee_rates = NULL;
  4029. priv->band = IEEE80211_BAND_2GHZ;
  4030. priv->iw_mode = NL80211_IFTYPE_STATION;
  4031. iwl_reset_qos(priv);
  4032. priv->qos_data.qos_active = 0;
  4033. priv->qos_data.qos_cap.val = 0;
  4034. priv->rates_mask = IWL_RATES_MASK;
  4035. /* If power management is turned on, default to CAM mode */
  4036. priv->power_mode = IWL_POWER_MODE_CAM;
  4037. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  4038. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  4039. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  4040. eeprom->version);
  4041. ret = -EINVAL;
  4042. goto err;
  4043. }
  4044. ret = iwl_init_channel_map(priv);
  4045. if (ret) {
  4046. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  4047. goto err;
  4048. }
  4049. /* Set up txpower settings in driver for all channels */
  4050. if (iwl3945_txpower_set_from_eeprom(priv)) {
  4051. ret = -EIO;
  4052. goto err_free_channel_map;
  4053. }
  4054. ret = iwlcore_init_geos(priv);
  4055. if (ret) {
  4056. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  4057. goto err_free_channel_map;
  4058. }
  4059. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  4060. return 0;
  4061. err_free_channel_map:
  4062. iwl_free_channel_map(priv);
  4063. err:
  4064. return ret;
  4065. }
  4066. static int iwl3945_setup_mac(struct iwl_priv *priv)
  4067. {
  4068. int ret;
  4069. struct ieee80211_hw *hw = priv->hw;
  4070. hw->rate_control_algorithm = "iwl-3945-rs";
  4071. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  4072. /* Tell mac80211 our characteristics */
  4073. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  4074. IEEE80211_HW_NOISE_DBM |
  4075. IEEE80211_HW_SPECTRUM_MGMT;
  4076. hw->wiphy->interface_modes =
  4077. BIT(NL80211_IFTYPE_STATION) |
  4078. BIT(NL80211_IFTYPE_ADHOC);
  4079. hw->wiphy->custom_regulatory = true;
  4080. hw->wiphy->max_scan_ssids = 1; /* WILL FIX */
  4081. /* Default value; 4 EDCA QOS priorities */
  4082. hw->queues = 4;
  4083. hw->conf.beacon_int = 100;
  4084. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  4085. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  4086. &priv->bands[IEEE80211_BAND_2GHZ];
  4087. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  4088. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  4089. &priv->bands[IEEE80211_BAND_5GHZ];
  4090. ret = ieee80211_register_hw(priv->hw);
  4091. if (ret) {
  4092. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  4093. return ret;
  4094. }
  4095. priv->mac80211_registered = 1;
  4096. return 0;
  4097. }
  4098. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  4099. {
  4100. int err = 0;
  4101. struct iwl_priv *priv;
  4102. struct ieee80211_hw *hw;
  4103. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  4104. struct iwl3945_eeprom *eeprom;
  4105. unsigned long flags;
  4106. /***********************
  4107. * 1. Allocating HW data
  4108. * ********************/
  4109. /* mac80211 allocates memory for this device instance, including
  4110. * space for this driver's private structure */
  4111. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  4112. if (hw == NULL) {
  4113. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  4114. err = -ENOMEM;
  4115. goto out;
  4116. }
  4117. priv = hw->priv;
  4118. SET_IEEE80211_DEV(hw, &pdev->dev);
  4119. if ((iwl3945_mod_params.num_of_queues > IWL39_MAX_NUM_QUEUES) ||
  4120. (iwl3945_mod_params.num_of_queues < IWL_MIN_NUM_QUEUES)) {
  4121. IWL_ERR(priv,
  4122. "invalid queues_num, should be between %d and %d\n",
  4123. IWL_MIN_NUM_QUEUES, IWL39_MAX_NUM_QUEUES);
  4124. err = -EINVAL;
  4125. goto out_ieee80211_free_hw;
  4126. }
  4127. /*
  4128. * Disabling hardware scan means that mac80211 will perform scans
  4129. * "the hard way", rather than using device's scan.
  4130. */
  4131. if (iwl3945_mod_params.disable_hw_scan) {
  4132. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  4133. iwl3945_hw_ops.hw_scan = NULL;
  4134. }
  4135. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  4136. priv->cfg = cfg;
  4137. priv->pci_dev = pdev;
  4138. #ifdef CONFIG_IWLWIFI_DEBUG
  4139. priv->debug_level = iwl3945_mod_params.debug;
  4140. atomic_set(&priv->restrict_refcnt, 0);
  4141. #endif
  4142. /***************************
  4143. * 2. Initializing PCI bus
  4144. * *************************/
  4145. if (pci_enable_device(pdev)) {
  4146. err = -ENODEV;
  4147. goto out_ieee80211_free_hw;
  4148. }
  4149. pci_set_master(pdev);
  4150. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  4151. if (!err)
  4152. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  4153. if (err) {
  4154. IWL_WARN(priv, "No suitable DMA available.\n");
  4155. goto out_pci_disable_device;
  4156. }
  4157. pci_set_drvdata(pdev, priv);
  4158. err = pci_request_regions(pdev, DRV_NAME);
  4159. if (err)
  4160. goto out_pci_disable_device;
  4161. /***********************
  4162. * 3. Read REV Register
  4163. * ********************/
  4164. priv->hw_base = pci_iomap(pdev, 0, 0);
  4165. if (!priv->hw_base) {
  4166. err = -ENODEV;
  4167. goto out_pci_release_regions;
  4168. }
  4169. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  4170. (unsigned long long) pci_resource_len(pdev, 0));
  4171. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  4172. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  4173. * PCI Tx retries from interfering with C3 CPU state */
  4174. pci_write_config_byte(pdev, 0x41, 0x00);
  4175. /* amp init */
  4176. err = priv->cfg->ops->lib->apm_ops.init(priv);
  4177. if (err < 0) {
  4178. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  4179. goto out_iounmap;
  4180. }
  4181. /***********************
  4182. * 4. Read EEPROM
  4183. * ********************/
  4184. /* Read the EEPROM */
  4185. err = iwl_eeprom_init(priv);
  4186. if (err) {
  4187. IWL_ERR(priv, "Unable to init EEPROM\n");
  4188. goto out_iounmap;
  4189. }
  4190. /* MAC Address location in EEPROM same for 3945/4965 */
  4191. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  4192. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  4193. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  4194. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  4195. /***********************
  4196. * 5. Setup HW Constants
  4197. * ********************/
  4198. /* Device-specific setup */
  4199. if (iwl3945_hw_set_hw_params(priv)) {
  4200. IWL_ERR(priv, "failed to set hw settings\n");
  4201. goto out_eeprom_free;
  4202. }
  4203. /***********************
  4204. * 6. Setup priv
  4205. * ********************/
  4206. err = iwl3945_init_drv(priv);
  4207. if (err) {
  4208. IWL_ERR(priv, "initializing driver failed\n");
  4209. goto out_unset_hw_params;
  4210. }
  4211. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  4212. priv->cfg->name);
  4213. /***********************************
  4214. * 7. Initialize Module Parameters
  4215. * **********************************/
  4216. /* Initialize module parameter values here */
  4217. /* Disable radio (SW RF KILL) via parameter when loading driver */
  4218. if (iwl3945_mod_params.disable) {
  4219. set_bit(STATUS_RF_KILL_SW, &priv->status);
  4220. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  4221. }
  4222. /***********************
  4223. * 8. Setup Services
  4224. * ********************/
  4225. spin_lock_irqsave(&priv->lock, flags);
  4226. iwl_disable_interrupts(priv);
  4227. spin_unlock_irqrestore(&priv->lock, flags);
  4228. pci_enable_msi(priv->pci_dev);
  4229. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  4230. DRV_NAME, priv);
  4231. if (err) {
  4232. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  4233. goto out_disable_msi;
  4234. }
  4235. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  4236. if (err) {
  4237. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  4238. goto out_release_irq;
  4239. }
  4240. iwl_set_rxon_channel(priv,
  4241. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  4242. iwl3945_setup_deferred_work(priv);
  4243. iwl3945_setup_rx_handlers(priv);
  4244. /*********************************
  4245. * 9. Setup and Register mac80211
  4246. * *******************************/
  4247. iwl_enable_interrupts(priv);
  4248. err = iwl3945_setup_mac(priv);
  4249. if (err)
  4250. goto out_remove_sysfs;
  4251. err = iwl_rfkill_init(priv);
  4252. if (err)
  4253. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  4254. "Ignoring error: %d\n", err);
  4255. else
  4256. iwl_rfkill_set_hw_state(priv);
  4257. /* Start monitoring the killswitch */
  4258. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  4259. 2 * HZ);
  4260. return 0;
  4261. out_remove_sysfs:
  4262. destroy_workqueue(priv->workqueue);
  4263. priv->workqueue = NULL;
  4264. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  4265. out_release_irq:
  4266. free_irq(priv->pci_dev->irq, priv);
  4267. out_disable_msi:
  4268. pci_disable_msi(priv->pci_dev);
  4269. iwlcore_free_geos(priv);
  4270. iwl_free_channel_map(priv);
  4271. out_unset_hw_params:
  4272. iwl3945_unset_hw_params(priv);
  4273. out_eeprom_free:
  4274. iwl_eeprom_free(priv);
  4275. out_iounmap:
  4276. pci_iounmap(pdev, priv->hw_base);
  4277. out_pci_release_regions:
  4278. pci_release_regions(pdev);
  4279. out_pci_disable_device:
  4280. pci_set_drvdata(pdev, NULL);
  4281. pci_disable_device(pdev);
  4282. out_ieee80211_free_hw:
  4283. ieee80211_free_hw(priv->hw);
  4284. out:
  4285. return err;
  4286. }
  4287. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  4288. {
  4289. struct iwl_priv *priv = pci_get_drvdata(pdev);
  4290. unsigned long flags;
  4291. if (!priv)
  4292. return;
  4293. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  4294. set_bit(STATUS_EXIT_PENDING, &priv->status);
  4295. if (priv->mac80211_registered) {
  4296. ieee80211_unregister_hw(priv->hw);
  4297. priv->mac80211_registered = 0;
  4298. } else {
  4299. iwl3945_down(priv);
  4300. }
  4301. /* make sure we flush any pending irq or
  4302. * tasklet for the driver
  4303. */
  4304. spin_lock_irqsave(&priv->lock, flags);
  4305. iwl_disable_interrupts(priv);
  4306. spin_unlock_irqrestore(&priv->lock, flags);
  4307. iwl_synchronize_irq(priv);
  4308. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  4309. iwl_rfkill_unregister(priv);
  4310. cancel_delayed_work_sync(&priv->rfkill_poll);
  4311. iwl3945_dealloc_ucode_pci(priv);
  4312. if (priv->rxq.bd)
  4313. iwl3945_rx_queue_free(priv, &priv->rxq);
  4314. iwl3945_hw_txq_ctx_free(priv);
  4315. iwl3945_unset_hw_params(priv);
  4316. iwl3945_clear_stations_table(priv);
  4317. /*netif_stop_queue(dev); */
  4318. flush_workqueue(priv->workqueue);
  4319. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  4320. * priv->workqueue... so we can't take down the workqueue
  4321. * until now... */
  4322. destroy_workqueue(priv->workqueue);
  4323. priv->workqueue = NULL;
  4324. free_irq(pdev->irq, priv);
  4325. pci_disable_msi(pdev);
  4326. pci_iounmap(pdev, priv->hw_base);
  4327. pci_release_regions(pdev);
  4328. pci_disable_device(pdev);
  4329. pci_set_drvdata(pdev, NULL);
  4330. iwl_free_channel_map(priv);
  4331. iwlcore_free_geos(priv);
  4332. kfree(priv->scan);
  4333. if (priv->ibss_beacon)
  4334. dev_kfree_skb(priv->ibss_beacon);
  4335. ieee80211_free_hw(priv->hw);
  4336. }
  4337. #ifdef CONFIG_PM
  4338. static int iwl3945_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  4339. {
  4340. struct iwl_priv *priv = pci_get_drvdata(pdev);
  4341. if (priv->is_open) {
  4342. set_bit(STATUS_IN_SUSPEND, &priv->status);
  4343. iwl3945_mac_stop(priv->hw);
  4344. priv->is_open = 1;
  4345. }
  4346. pci_save_state(pdev);
  4347. pci_disable_device(pdev);
  4348. pci_set_power_state(pdev, PCI_D3hot);
  4349. return 0;
  4350. }
  4351. static int iwl3945_pci_resume(struct pci_dev *pdev)
  4352. {
  4353. struct iwl_priv *priv = pci_get_drvdata(pdev);
  4354. int ret;
  4355. pci_set_power_state(pdev, PCI_D0);
  4356. ret = pci_enable_device(pdev);
  4357. if (ret)
  4358. return ret;
  4359. pci_restore_state(pdev);
  4360. if (priv->is_open)
  4361. iwl3945_mac_start(priv->hw);
  4362. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  4363. return 0;
  4364. }
  4365. #endif /* CONFIG_PM */
  4366. /*****************************************************************************
  4367. *
  4368. * driver and module entry point
  4369. *
  4370. *****************************************************************************/
  4371. static struct pci_driver iwl3945_driver = {
  4372. .name = DRV_NAME,
  4373. .id_table = iwl3945_hw_card_ids,
  4374. .probe = iwl3945_pci_probe,
  4375. .remove = __devexit_p(iwl3945_pci_remove),
  4376. #ifdef CONFIG_PM
  4377. .suspend = iwl3945_pci_suspend,
  4378. .resume = iwl3945_pci_resume,
  4379. #endif
  4380. };
  4381. static int __init iwl3945_init(void)
  4382. {
  4383. int ret;
  4384. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  4385. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  4386. ret = iwl3945_rate_control_register();
  4387. if (ret) {
  4388. printk(KERN_ERR DRV_NAME
  4389. "Unable to register rate control algorithm: %d\n", ret);
  4390. return ret;
  4391. }
  4392. ret = pci_register_driver(&iwl3945_driver);
  4393. if (ret) {
  4394. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  4395. goto error_register;
  4396. }
  4397. return ret;
  4398. error_register:
  4399. iwl3945_rate_control_unregister();
  4400. return ret;
  4401. }
  4402. static void __exit iwl3945_exit(void)
  4403. {
  4404. pci_unregister_driver(&iwl3945_driver);
  4405. iwl3945_rate_control_unregister();
  4406. }
  4407. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  4408. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  4409. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  4410. module_param_named(disable, iwl3945_mod_params.disable, int, 0444);
  4411. MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])");
  4412. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  4413. MODULE_PARM_DESC(swcrypto,
  4414. "using software crypto (default 1 [software])\n");
  4415. module_param_named(debug, iwl3945_mod_params.debug, uint, 0444);
  4416. MODULE_PARM_DESC(debug, "debug output mask");
  4417. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  4418. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  4419. module_param_named(queues_num, iwl3945_mod_params.num_of_queues, int, 0444);
  4420. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  4421. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  4422. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  4423. module_exit(iwl3945_exit);
  4424. module_init(iwl3945_init);