qlcnic_init.c 45 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898
  1. /*
  2. * QLogic qlcnic NIC Driver
  3. * Copyright (c) 2009-2010 QLogic Corporation
  4. *
  5. * See LICENSE.qlcnic for copyright and licensing details.
  6. */
  7. #include <linux/netdevice.h>
  8. #include <linux/delay.h>
  9. #include <linux/slab.h>
  10. #include <linux/if_vlan.h>
  11. #include "qlcnic.h"
  12. struct crb_addr_pair {
  13. u32 addr;
  14. u32 data;
  15. };
  16. #define QLCNIC_MAX_CRB_XFORM 60
  17. static unsigned int crb_addr_xform[QLCNIC_MAX_CRB_XFORM];
  18. #define crb_addr_transform(name) \
  19. (crb_addr_xform[QLCNIC_HW_PX_MAP_CRB_##name] = \
  20. QLCNIC_HW_CRB_HUB_AGT_ADR_##name << 20)
  21. #define QLCNIC_ADDR_ERROR (0xffffffff)
  22. static void
  23. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  24. struct qlcnic_host_rds_ring *rds_ring);
  25. static int
  26. qlcnic_check_fw_hearbeat(struct qlcnic_adapter *adapter);
  27. static void crb_addr_transform_setup(void)
  28. {
  29. crb_addr_transform(XDMA);
  30. crb_addr_transform(TIMR);
  31. crb_addr_transform(SRE);
  32. crb_addr_transform(SQN3);
  33. crb_addr_transform(SQN2);
  34. crb_addr_transform(SQN1);
  35. crb_addr_transform(SQN0);
  36. crb_addr_transform(SQS3);
  37. crb_addr_transform(SQS2);
  38. crb_addr_transform(SQS1);
  39. crb_addr_transform(SQS0);
  40. crb_addr_transform(RPMX7);
  41. crb_addr_transform(RPMX6);
  42. crb_addr_transform(RPMX5);
  43. crb_addr_transform(RPMX4);
  44. crb_addr_transform(RPMX3);
  45. crb_addr_transform(RPMX2);
  46. crb_addr_transform(RPMX1);
  47. crb_addr_transform(RPMX0);
  48. crb_addr_transform(ROMUSB);
  49. crb_addr_transform(SN);
  50. crb_addr_transform(QMN);
  51. crb_addr_transform(QMS);
  52. crb_addr_transform(PGNI);
  53. crb_addr_transform(PGND);
  54. crb_addr_transform(PGN3);
  55. crb_addr_transform(PGN2);
  56. crb_addr_transform(PGN1);
  57. crb_addr_transform(PGN0);
  58. crb_addr_transform(PGSI);
  59. crb_addr_transform(PGSD);
  60. crb_addr_transform(PGS3);
  61. crb_addr_transform(PGS2);
  62. crb_addr_transform(PGS1);
  63. crb_addr_transform(PGS0);
  64. crb_addr_transform(PS);
  65. crb_addr_transform(PH);
  66. crb_addr_transform(NIU);
  67. crb_addr_transform(I2Q);
  68. crb_addr_transform(EG);
  69. crb_addr_transform(MN);
  70. crb_addr_transform(MS);
  71. crb_addr_transform(CAS2);
  72. crb_addr_transform(CAS1);
  73. crb_addr_transform(CAS0);
  74. crb_addr_transform(CAM);
  75. crb_addr_transform(C2C1);
  76. crb_addr_transform(C2C0);
  77. crb_addr_transform(SMB);
  78. crb_addr_transform(OCM0);
  79. crb_addr_transform(I2C0);
  80. }
  81. void qlcnic_release_rx_buffers(struct qlcnic_adapter *adapter)
  82. {
  83. struct qlcnic_recv_context *recv_ctx;
  84. struct qlcnic_host_rds_ring *rds_ring;
  85. struct qlcnic_rx_buffer *rx_buf;
  86. int i, ring;
  87. recv_ctx = adapter->recv_ctx;
  88. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  89. rds_ring = &recv_ctx->rds_rings[ring];
  90. for (i = 0; i < rds_ring->num_desc; ++i) {
  91. rx_buf = &(rds_ring->rx_buf_arr[i]);
  92. if (rx_buf->skb == NULL)
  93. continue;
  94. pci_unmap_single(adapter->pdev,
  95. rx_buf->dma,
  96. rds_ring->dma_size,
  97. PCI_DMA_FROMDEVICE);
  98. dev_kfree_skb_any(rx_buf->skb);
  99. }
  100. }
  101. }
  102. void qlcnic_reset_rx_buffers_list(struct qlcnic_adapter *adapter)
  103. {
  104. struct qlcnic_recv_context *recv_ctx;
  105. struct qlcnic_host_rds_ring *rds_ring;
  106. struct qlcnic_rx_buffer *rx_buf;
  107. int i, ring;
  108. recv_ctx = adapter->recv_ctx;
  109. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  110. rds_ring = &recv_ctx->rds_rings[ring];
  111. INIT_LIST_HEAD(&rds_ring->free_list);
  112. rx_buf = rds_ring->rx_buf_arr;
  113. for (i = 0; i < rds_ring->num_desc; i++) {
  114. list_add_tail(&rx_buf->list,
  115. &rds_ring->free_list);
  116. rx_buf++;
  117. }
  118. }
  119. }
  120. void qlcnic_release_tx_buffers(struct qlcnic_adapter *adapter)
  121. {
  122. struct qlcnic_cmd_buffer *cmd_buf;
  123. struct qlcnic_skb_frag *buffrag;
  124. int i, j;
  125. struct qlcnic_host_tx_ring *tx_ring = adapter->tx_ring;
  126. cmd_buf = tx_ring->cmd_buf_arr;
  127. for (i = 0; i < tx_ring->num_desc; i++) {
  128. buffrag = cmd_buf->frag_array;
  129. if (buffrag->dma) {
  130. pci_unmap_single(adapter->pdev, buffrag->dma,
  131. buffrag->length, PCI_DMA_TODEVICE);
  132. buffrag->dma = 0ULL;
  133. }
  134. for (j = 0; j < cmd_buf->frag_count; j++) {
  135. buffrag++;
  136. if (buffrag->dma) {
  137. pci_unmap_page(adapter->pdev, buffrag->dma,
  138. buffrag->length,
  139. PCI_DMA_TODEVICE);
  140. buffrag->dma = 0ULL;
  141. }
  142. }
  143. if (cmd_buf->skb) {
  144. dev_kfree_skb_any(cmd_buf->skb);
  145. cmd_buf->skb = NULL;
  146. }
  147. cmd_buf++;
  148. }
  149. }
  150. void qlcnic_free_sw_resources(struct qlcnic_adapter *adapter)
  151. {
  152. struct qlcnic_recv_context *recv_ctx;
  153. struct qlcnic_host_rds_ring *rds_ring;
  154. struct qlcnic_host_tx_ring *tx_ring;
  155. int ring;
  156. recv_ctx = adapter->recv_ctx;
  157. if (recv_ctx->rds_rings == NULL)
  158. goto skip_rds;
  159. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  160. rds_ring = &recv_ctx->rds_rings[ring];
  161. vfree(rds_ring->rx_buf_arr);
  162. rds_ring->rx_buf_arr = NULL;
  163. }
  164. kfree(recv_ctx->rds_rings);
  165. skip_rds:
  166. if (adapter->tx_ring == NULL)
  167. return;
  168. tx_ring = adapter->tx_ring;
  169. vfree(tx_ring->cmd_buf_arr);
  170. tx_ring->cmd_buf_arr = NULL;
  171. kfree(adapter->tx_ring);
  172. adapter->tx_ring = NULL;
  173. }
  174. int qlcnic_alloc_sw_resources(struct qlcnic_adapter *adapter)
  175. {
  176. struct qlcnic_recv_context *recv_ctx;
  177. struct qlcnic_host_rds_ring *rds_ring;
  178. struct qlcnic_host_sds_ring *sds_ring;
  179. struct qlcnic_host_tx_ring *tx_ring;
  180. struct qlcnic_rx_buffer *rx_buf;
  181. int ring, i, size;
  182. struct qlcnic_cmd_buffer *cmd_buf_arr;
  183. struct net_device *netdev = adapter->netdev;
  184. size = sizeof(struct qlcnic_host_tx_ring);
  185. tx_ring = kzalloc(size, GFP_KERNEL);
  186. if (tx_ring == NULL) {
  187. dev_err(&netdev->dev, "failed to allocate tx ring struct\n");
  188. return -ENOMEM;
  189. }
  190. adapter->tx_ring = tx_ring;
  191. tx_ring->num_desc = adapter->num_txd;
  192. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  193. cmd_buf_arr = vzalloc(TX_BUFF_RINGSIZE(tx_ring));
  194. if (cmd_buf_arr == NULL) {
  195. dev_err(&netdev->dev, "failed to allocate cmd buffer ring\n");
  196. goto err_out;
  197. }
  198. tx_ring->cmd_buf_arr = cmd_buf_arr;
  199. recv_ctx = adapter->recv_ctx;
  200. size = adapter->max_rds_rings * sizeof(struct qlcnic_host_rds_ring);
  201. rds_ring = kzalloc(size, GFP_KERNEL);
  202. if (rds_ring == NULL) {
  203. dev_err(&netdev->dev, "failed to allocate rds ring struct\n");
  204. goto err_out;
  205. }
  206. recv_ctx->rds_rings = rds_ring;
  207. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  208. rds_ring = &recv_ctx->rds_rings[ring];
  209. switch (ring) {
  210. case RCV_RING_NORMAL:
  211. rds_ring->num_desc = adapter->num_rxd;
  212. rds_ring->dma_size = QLCNIC_P3P_RX_BUF_MAX_LEN;
  213. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  214. break;
  215. case RCV_RING_JUMBO:
  216. rds_ring->num_desc = adapter->num_jumbo_rxd;
  217. rds_ring->dma_size =
  218. QLCNIC_P3P_RX_JUMBO_BUF_MAX_LEN;
  219. if (adapter->capabilities & QLCNIC_FW_CAPABILITY_HW_LRO)
  220. rds_ring->dma_size += QLCNIC_LRO_BUFFER_EXTRA;
  221. rds_ring->skb_size =
  222. rds_ring->dma_size + NET_IP_ALIGN;
  223. break;
  224. }
  225. rds_ring->rx_buf_arr = vzalloc(RCV_BUFF_RINGSIZE(rds_ring));
  226. if (rds_ring->rx_buf_arr == NULL) {
  227. dev_err(&netdev->dev, "Failed to allocate "
  228. "rx buffer ring %d\n", ring);
  229. goto err_out;
  230. }
  231. INIT_LIST_HEAD(&rds_ring->free_list);
  232. /*
  233. * Now go through all of them, set reference handles
  234. * and put them in the queues.
  235. */
  236. rx_buf = rds_ring->rx_buf_arr;
  237. for (i = 0; i < rds_ring->num_desc; i++) {
  238. list_add_tail(&rx_buf->list,
  239. &rds_ring->free_list);
  240. rx_buf->ref_handle = i;
  241. rx_buf++;
  242. }
  243. spin_lock_init(&rds_ring->lock);
  244. }
  245. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  246. sds_ring = &recv_ctx->sds_rings[ring];
  247. sds_ring->irq = adapter->msix_entries[ring].vector;
  248. sds_ring->adapter = adapter;
  249. sds_ring->num_desc = adapter->num_rxd;
  250. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  251. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  252. }
  253. return 0;
  254. err_out:
  255. qlcnic_free_sw_resources(adapter);
  256. return -ENOMEM;
  257. }
  258. /*
  259. * Utility to translate from internal Phantom CRB address
  260. * to external PCI CRB address.
  261. */
  262. static u32 qlcnic_decode_crb_addr(u32 addr)
  263. {
  264. int i;
  265. u32 base_addr, offset, pci_base;
  266. crb_addr_transform_setup();
  267. pci_base = QLCNIC_ADDR_ERROR;
  268. base_addr = addr & 0xfff00000;
  269. offset = addr & 0x000fffff;
  270. for (i = 0; i < QLCNIC_MAX_CRB_XFORM; i++) {
  271. if (crb_addr_xform[i] == base_addr) {
  272. pci_base = i << 20;
  273. break;
  274. }
  275. }
  276. if (pci_base == QLCNIC_ADDR_ERROR)
  277. return pci_base;
  278. else
  279. return pci_base + offset;
  280. }
  281. #define QLCNIC_MAX_ROM_WAIT_USEC 100
  282. static int qlcnic_wait_rom_done(struct qlcnic_adapter *adapter)
  283. {
  284. long timeout = 0;
  285. long done = 0;
  286. cond_resched();
  287. while (done == 0) {
  288. done = QLCRD32(adapter, QLCNIC_ROMUSB_GLB_STATUS);
  289. done &= 2;
  290. if (++timeout >= QLCNIC_MAX_ROM_WAIT_USEC) {
  291. dev_err(&adapter->pdev->dev,
  292. "Timeout reached waiting for rom done");
  293. return -EIO;
  294. }
  295. udelay(1);
  296. }
  297. return 0;
  298. }
  299. static int do_rom_fast_read(struct qlcnic_adapter *adapter,
  300. u32 addr, u32 *valp)
  301. {
  302. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ADDRESS, addr);
  303. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  304. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 3);
  305. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  306. if (qlcnic_wait_rom_done(adapter)) {
  307. dev_err(&adapter->pdev->dev, "Error waiting for rom done\n");
  308. return -EIO;
  309. }
  310. /* reset abyte_cnt and dummy_byte_cnt */
  311. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 0);
  312. udelay(10);
  313. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  314. *valp = QLCRD32(adapter, QLCNIC_ROMUSB_ROM_RDATA);
  315. return 0;
  316. }
  317. static int do_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  318. u8 *bytes, size_t size)
  319. {
  320. int addridx;
  321. int ret = 0;
  322. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  323. int v;
  324. ret = do_rom_fast_read(adapter, addridx, &v);
  325. if (ret != 0)
  326. break;
  327. *(__le32 *)bytes = cpu_to_le32(v);
  328. bytes += 4;
  329. }
  330. return ret;
  331. }
  332. int
  333. qlcnic_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  334. u8 *bytes, size_t size)
  335. {
  336. int ret;
  337. ret = qlcnic_rom_lock(adapter);
  338. if (ret < 0)
  339. return ret;
  340. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  341. qlcnic_rom_unlock(adapter);
  342. return ret;
  343. }
  344. int qlcnic_rom_fast_read(struct qlcnic_adapter *adapter, u32 addr, u32 *valp)
  345. {
  346. int ret;
  347. if (qlcnic_rom_lock(adapter) != 0)
  348. return -EIO;
  349. ret = do_rom_fast_read(adapter, addr, valp);
  350. qlcnic_rom_unlock(adapter);
  351. return ret;
  352. }
  353. int qlcnic_pinit_from_rom(struct qlcnic_adapter *adapter)
  354. {
  355. int addr, val;
  356. int i, n, init_delay;
  357. struct crb_addr_pair *buf;
  358. unsigned offset;
  359. u32 off;
  360. struct pci_dev *pdev = adapter->pdev;
  361. QLCWR32(adapter, CRB_CMDPEG_STATE, 0);
  362. QLCWR32(adapter, CRB_RCVPEG_STATE, 0);
  363. qlcnic_rom_lock(adapter);
  364. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0xfeffffff);
  365. qlcnic_rom_unlock(adapter);
  366. /* Init HW CRB block */
  367. if (qlcnic_rom_fast_read(adapter, 0, &n) != 0 || (n != 0xcafecafe) ||
  368. qlcnic_rom_fast_read(adapter, 4, &n) != 0) {
  369. dev_err(&pdev->dev, "ERROR Reading crb_init area: val:%x\n", n);
  370. return -EIO;
  371. }
  372. offset = n & 0xffffU;
  373. n = (n >> 16) & 0xffffU;
  374. if (n >= 1024) {
  375. dev_err(&pdev->dev, "QLOGIC card flash not initialized.\n");
  376. return -EIO;
  377. }
  378. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  379. if (buf == NULL) {
  380. dev_err(&pdev->dev, "Unable to calloc memory for rom read.\n");
  381. return -ENOMEM;
  382. }
  383. for (i = 0; i < n; i++) {
  384. if (qlcnic_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  385. qlcnic_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  386. kfree(buf);
  387. return -EIO;
  388. }
  389. buf[i].addr = addr;
  390. buf[i].data = val;
  391. }
  392. for (i = 0; i < n; i++) {
  393. off = qlcnic_decode_crb_addr(buf[i].addr);
  394. if (off == QLCNIC_ADDR_ERROR) {
  395. dev_err(&pdev->dev, "CRB init value out of range %x\n",
  396. buf[i].addr);
  397. continue;
  398. }
  399. off += QLCNIC_PCI_CRBSPACE;
  400. if (off & 1)
  401. continue;
  402. /* skipping cold reboot MAGIC */
  403. if (off == QLCNIC_CAM_RAM(0x1fc))
  404. continue;
  405. if (off == (QLCNIC_CRB_I2C0 + 0x1c))
  406. continue;
  407. if (off == (ROMUSB_GLB + 0xbc)) /* do not reset PCI */
  408. continue;
  409. if (off == (ROMUSB_GLB + 0xa8))
  410. continue;
  411. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  412. continue;
  413. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  414. continue;
  415. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  416. continue;
  417. if ((off & 0x0ff00000) == QLCNIC_CRB_DDR_NET)
  418. continue;
  419. /* skip the function enable register */
  420. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION))
  421. continue;
  422. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION2))
  423. continue;
  424. if ((off & 0x0ff00000) == QLCNIC_CRB_SMB)
  425. continue;
  426. init_delay = 1;
  427. /* After writing this register, HW needs time for CRB */
  428. /* to quiet down (else crb_window returns 0xffffffff) */
  429. if (off == QLCNIC_ROMUSB_GLB_SW_RESET)
  430. init_delay = 1000;
  431. QLCWR32(adapter, off, buf[i].data);
  432. msleep(init_delay);
  433. }
  434. kfree(buf);
  435. /* Initialize protocol process engine */
  436. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0xec, 0x1e);
  437. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0x4c, 8);
  438. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_I + 0x4c, 8);
  439. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x8, 0);
  440. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0xc, 0);
  441. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0x8, 0);
  442. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0xc, 0);
  443. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0x8, 0);
  444. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0xc, 0);
  445. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0x8, 0);
  446. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0xc, 0);
  447. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_4 + 0x8, 0);
  448. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_4 + 0xc, 0);
  449. msleep(1);
  450. QLCWR32(adapter, QLCNIC_PEG_HALT_STATUS1, 0);
  451. QLCWR32(adapter, QLCNIC_PEG_HALT_STATUS2, 0);
  452. return 0;
  453. }
  454. static int qlcnic_cmd_peg_ready(struct qlcnic_adapter *adapter)
  455. {
  456. u32 val;
  457. int retries = QLCNIC_CMDPEG_CHECK_RETRY_COUNT;
  458. do {
  459. val = QLCRD32(adapter, CRB_CMDPEG_STATE);
  460. switch (val) {
  461. case PHAN_INITIALIZE_COMPLETE:
  462. case PHAN_INITIALIZE_ACK:
  463. return 0;
  464. case PHAN_INITIALIZE_FAILED:
  465. goto out_err;
  466. default:
  467. break;
  468. }
  469. msleep(QLCNIC_CMDPEG_CHECK_DELAY);
  470. } while (--retries);
  471. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  472. out_err:
  473. dev_err(&adapter->pdev->dev, "Command Peg initialization not "
  474. "complete, state: 0x%x.\n", val);
  475. return -EIO;
  476. }
  477. static int
  478. qlcnic_receive_peg_ready(struct qlcnic_adapter *adapter)
  479. {
  480. u32 val;
  481. int retries = QLCNIC_RCVPEG_CHECK_RETRY_COUNT;
  482. do {
  483. val = QLCRD32(adapter, CRB_RCVPEG_STATE);
  484. if (val == PHAN_PEG_RCV_INITIALIZED)
  485. return 0;
  486. msleep(QLCNIC_RCVPEG_CHECK_DELAY);
  487. } while (--retries);
  488. if (!retries) {
  489. dev_err(&adapter->pdev->dev, "Receive Peg initialization not "
  490. "complete, state: 0x%x.\n", val);
  491. return -EIO;
  492. }
  493. return 0;
  494. }
  495. int
  496. qlcnic_check_fw_status(struct qlcnic_adapter *adapter)
  497. {
  498. int err;
  499. err = qlcnic_cmd_peg_ready(adapter);
  500. if (err)
  501. return err;
  502. err = qlcnic_receive_peg_ready(adapter);
  503. if (err)
  504. return err;
  505. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  506. return err;
  507. }
  508. int
  509. qlcnic_setup_idc_param(struct qlcnic_adapter *adapter) {
  510. int timeo;
  511. u32 val;
  512. val = QLCRD32(adapter, QLCNIC_CRB_DEV_PARTITION_INFO);
  513. val = QLC_DEV_GET_DRV(val, adapter->portnum);
  514. if ((val & 0x3) != QLCNIC_TYPE_NIC) {
  515. dev_err(&adapter->pdev->dev,
  516. "Not an Ethernet NIC func=%u\n", val);
  517. return -EIO;
  518. }
  519. adapter->physical_port = (val >> 2);
  520. if (qlcnic_rom_fast_read(adapter, QLCNIC_ROM_DEV_INIT_TIMEOUT, &timeo))
  521. timeo = QLCNIC_INIT_TIMEOUT_SECS;
  522. adapter->dev_init_timeo = timeo;
  523. if (qlcnic_rom_fast_read(adapter, QLCNIC_ROM_DRV_RESET_TIMEOUT, &timeo))
  524. timeo = QLCNIC_RESET_TIMEOUT_SECS;
  525. adapter->reset_ack_timeo = timeo;
  526. return 0;
  527. }
  528. static int qlcnic_get_flt_entry(struct qlcnic_adapter *adapter, u8 region,
  529. struct qlcnic_flt_entry *region_entry)
  530. {
  531. struct qlcnic_flt_header flt_hdr;
  532. struct qlcnic_flt_entry *flt_entry;
  533. int i = 0, ret;
  534. u32 entry_size;
  535. memset(region_entry, 0, sizeof(struct qlcnic_flt_entry));
  536. ret = qlcnic_rom_fast_read_words(adapter, QLCNIC_FLT_LOCATION,
  537. (u8 *)&flt_hdr,
  538. sizeof(struct qlcnic_flt_header));
  539. if (ret) {
  540. dev_warn(&adapter->pdev->dev,
  541. "error reading flash layout header\n");
  542. return -EIO;
  543. }
  544. entry_size = flt_hdr.len - sizeof(struct qlcnic_flt_header);
  545. flt_entry = (struct qlcnic_flt_entry *)vzalloc(entry_size);
  546. if (flt_entry == NULL) {
  547. dev_warn(&adapter->pdev->dev, "error allocating memory\n");
  548. return -EIO;
  549. }
  550. ret = qlcnic_rom_fast_read_words(adapter, QLCNIC_FLT_LOCATION +
  551. sizeof(struct qlcnic_flt_header),
  552. (u8 *)flt_entry, entry_size);
  553. if (ret) {
  554. dev_warn(&adapter->pdev->dev,
  555. "error reading flash layout entries\n");
  556. goto err_out;
  557. }
  558. while (i < (entry_size/sizeof(struct qlcnic_flt_entry))) {
  559. if (flt_entry[i].region == region)
  560. break;
  561. i++;
  562. }
  563. if (i >= (entry_size/sizeof(struct qlcnic_flt_entry))) {
  564. dev_warn(&adapter->pdev->dev,
  565. "region=%x not found in %d regions\n", region, i);
  566. ret = -EIO;
  567. goto err_out;
  568. }
  569. memcpy(region_entry, &flt_entry[i], sizeof(struct qlcnic_flt_entry));
  570. err_out:
  571. vfree(flt_entry);
  572. return ret;
  573. }
  574. int
  575. qlcnic_check_flash_fw_ver(struct qlcnic_adapter *adapter)
  576. {
  577. struct qlcnic_flt_entry fw_entry;
  578. u32 ver = -1, min_ver;
  579. int ret;
  580. ret = qlcnic_get_flt_entry(adapter, QLCNIC_FW_IMAGE_REGION, &fw_entry);
  581. if (!ret)
  582. /* 0-4:-signature, 4-8:-fw version */
  583. qlcnic_rom_fast_read(adapter, fw_entry.start_addr + 4,
  584. (int *)&ver);
  585. else
  586. qlcnic_rom_fast_read(adapter, QLCNIC_FW_VERSION_OFFSET,
  587. (int *)&ver);
  588. ver = QLCNIC_DECODE_VERSION(ver);
  589. min_ver = QLCNIC_MIN_FW_VERSION;
  590. if (ver < min_ver) {
  591. dev_err(&adapter->pdev->dev,
  592. "firmware version %d.%d.%d unsupported."
  593. "Min supported version %d.%d.%d\n",
  594. _major(ver), _minor(ver), _build(ver),
  595. _major(min_ver), _minor(min_ver), _build(min_ver));
  596. return -EINVAL;
  597. }
  598. return 0;
  599. }
  600. static int
  601. qlcnic_has_mn(struct qlcnic_adapter *adapter)
  602. {
  603. u32 capability;
  604. capability = 0;
  605. capability = QLCRD32(adapter, QLCNIC_PEG_TUNE_CAPABILITY);
  606. if (capability & QLCNIC_PEG_TUNE_MN_PRESENT)
  607. return 1;
  608. return 0;
  609. }
  610. static
  611. struct uni_table_desc *qlcnic_get_table_desc(const u8 *unirom, int section)
  612. {
  613. u32 i;
  614. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  615. __le32 entries = cpu_to_le32(directory->num_entries);
  616. for (i = 0; i < entries; i++) {
  617. __le32 offs = cpu_to_le32(directory->findex) +
  618. (i * cpu_to_le32(directory->entry_size));
  619. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  620. if (tab_type == section)
  621. return (struct uni_table_desc *) &unirom[offs];
  622. }
  623. return NULL;
  624. }
  625. #define FILEHEADER_SIZE (14 * 4)
  626. static int
  627. qlcnic_validate_header(struct qlcnic_adapter *adapter)
  628. {
  629. const u8 *unirom = adapter->fw->data;
  630. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  631. __le32 fw_file_size = adapter->fw->size;
  632. __le32 entries;
  633. __le32 entry_size;
  634. __le32 tab_size;
  635. if (fw_file_size < FILEHEADER_SIZE)
  636. return -EINVAL;
  637. entries = cpu_to_le32(directory->num_entries);
  638. entry_size = cpu_to_le32(directory->entry_size);
  639. tab_size = cpu_to_le32(directory->findex) + (entries * entry_size);
  640. if (fw_file_size < tab_size)
  641. return -EINVAL;
  642. return 0;
  643. }
  644. static int
  645. qlcnic_validate_bootld(struct qlcnic_adapter *adapter)
  646. {
  647. struct uni_table_desc *tab_desc;
  648. struct uni_data_desc *descr;
  649. const u8 *unirom = adapter->fw->data;
  650. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  651. QLCNIC_UNI_BOOTLD_IDX_OFF));
  652. __le32 offs;
  653. __le32 tab_size;
  654. __le32 data_size;
  655. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_BOOTLD);
  656. if (!tab_desc)
  657. return -EINVAL;
  658. tab_size = cpu_to_le32(tab_desc->findex) +
  659. (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
  660. if (adapter->fw->size < tab_size)
  661. return -EINVAL;
  662. offs = cpu_to_le32(tab_desc->findex) +
  663. (cpu_to_le32(tab_desc->entry_size) * (idx));
  664. descr = (struct uni_data_desc *)&unirom[offs];
  665. data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
  666. if (adapter->fw->size < data_size)
  667. return -EINVAL;
  668. return 0;
  669. }
  670. static int
  671. qlcnic_validate_fw(struct qlcnic_adapter *adapter)
  672. {
  673. struct uni_table_desc *tab_desc;
  674. struct uni_data_desc *descr;
  675. const u8 *unirom = adapter->fw->data;
  676. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  677. QLCNIC_UNI_FIRMWARE_IDX_OFF));
  678. __le32 offs;
  679. __le32 tab_size;
  680. __le32 data_size;
  681. tab_desc = qlcnic_get_table_desc(unirom, QLCNIC_UNI_DIR_SECT_FW);
  682. if (!tab_desc)
  683. return -EINVAL;
  684. tab_size = cpu_to_le32(tab_desc->findex) +
  685. (cpu_to_le32(tab_desc->entry_size) * (idx + 1));
  686. if (adapter->fw->size < tab_size)
  687. return -EINVAL;
  688. offs = cpu_to_le32(tab_desc->findex) +
  689. (cpu_to_le32(tab_desc->entry_size) * (idx));
  690. descr = (struct uni_data_desc *)&unirom[offs];
  691. data_size = cpu_to_le32(descr->findex) + cpu_to_le32(descr->size);
  692. if (adapter->fw->size < data_size)
  693. return -EINVAL;
  694. return 0;
  695. }
  696. static int
  697. qlcnic_validate_product_offs(struct qlcnic_adapter *adapter)
  698. {
  699. struct uni_table_desc *ptab_descr;
  700. const u8 *unirom = adapter->fw->data;
  701. int mn_present = qlcnic_has_mn(adapter);
  702. __le32 entries;
  703. __le32 entry_size;
  704. __le32 tab_size;
  705. u32 i;
  706. ptab_descr = qlcnic_get_table_desc(unirom,
  707. QLCNIC_UNI_DIR_SECT_PRODUCT_TBL);
  708. if (!ptab_descr)
  709. return -EINVAL;
  710. entries = cpu_to_le32(ptab_descr->num_entries);
  711. entry_size = cpu_to_le32(ptab_descr->entry_size);
  712. tab_size = cpu_to_le32(ptab_descr->findex) + (entries * entry_size);
  713. if (adapter->fw->size < tab_size)
  714. return -EINVAL;
  715. nomn:
  716. for (i = 0; i < entries; i++) {
  717. __le32 flags, file_chiprev, offs;
  718. u8 chiprev = adapter->ahw->revision_id;
  719. u32 flagbit;
  720. offs = cpu_to_le32(ptab_descr->findex) +
  721. (i * cpu_to_le32(ptab_descr->entry_size));
  722. flags = cpu_to_le32(*((int *)&unirom[offs] +
  723. QLCNIC_UNI_FLAGS_OFF));
  724. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  725. QLCNIC_UNI_CHIP_REV_OFF));
  726. flagbit = mn_present ? 1 : 2;
  727. if ((chiprev == file_chiprev) &&
  728. ((1ULL << flagbit) & flags)) {
  729. adapter->file_prd_off = offs;
  730. return 0;
  731. }
  732. }
  733. if (mn_present) {
  734. mn_present = 0;
  735. goto nomn;
  736. }
  737. return -EINVAL;
  738. }
  739. static int
  740. qlcnic_validate_unified_romimage(struct qlcnic_adapter *adapter)
  741. {
  742. if (qlcnic_validate_header(adapter)) {
  743. dev_err(&adapter->pdev->dev,
  744. "unified image: header validation failed\n");
  745. return -EINVAL;
  746. }
  747. if (qlcnic_validate_product_offs(adapter)) {
  748. dev_err(&adapter->pdev->dev,
  749. "unified image: product validation failed\n");
  750. return -EINVAL;
  751. }
  752. if (qlcnic_validate_bootld(adapter)) {
  753. dev_err(&adapter->pdev->dev,
  754. "unified image: bootld validation failed\n");
  755. return -EINVAL;
  756. }
  757. if (qlcnic_validate_fw(adapter)) {
  758. dev_err(&adapter->pdev->dev,
  759. "unified image: firmware validation failed\n");
  760. return -EINVAL;
  761. }
  762. return 0;
  763. }
  764. static
  765. struct uni_data_desc *qlcnic_get_data_desc(struct qlcnic_adapter *adapter,
  766. u32 section, u32 idx_offset)
  767. {
  768. const u8 *unirom = adapter->fw->data;
  769. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  770. idx_offset));
  771. struct uni_table_desc *tab_desc;
  772. __le32 offs;
  773. tab_desc = qlcnic_get_table_desc(unirom, section);
  774. if (tab_desc == NULL)
  775. return NULL;
  776. offs = cpu_to_le32(tab_desc->findex) +
  777. (cpu_to_le32(tab_desc->entry_size) * idx);
  778. return (struct uni_data_desc *)&unirom[offs];
  779. }
  780. static u8 *
  781. qlcnic_get_bootld_offs(struct qlcnic_adapter *adapter)
  782. {
  783. u32 offs = QLCNIC_BOOTLD_START;
  784. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  785. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  786. QLCNIC_UNI_DIR_SECT_BOOTLD,
  787. QLCNIC_UNI_BOOTLD_IDX_OFF))->findex);
  788. return (u8 *)&adapter->fw->data[offs];
  789. }
  790. static u8 *
  791. qlcnic_get_fw_offs(struct qlcnic_adapter *adapter)
  792. {
  793. u32 offs = QLCNIC_IMAGE_START;
  794. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  795. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  796. QLCNIC_UNI_DIR_SECT_FW,
  797. QLCNIC_UNI_FIRMWARE_IDX_OFF))->findex);
  798. return (u8 *)&adapter->fw->data[offs];
  799. }
  800. static __le32
  801. qlcnic_get_fw_size(struct qlcnic_adapter *adapter)
  802. {
  803. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  804. return cpu_to_le32((qlcnic_get_data_desc(adapter,
  805. QLCNIC_UNI_DIR_SECT_FW,
  806. QLCNIC_UNI_FIRMWARE_IDX_OFF))->size);
  807. else
  808. return cpu_to_le32(
  809. *(u32 *)&adapter->fw->data[QLCNIC_FW_SIZE_OFFSET]);
  810. }
  811. static __le32
  812. qlcnic_get_fw_version(struct qlcnic_adapter *adapter)
  813. {
  814. struct uni_data_desc *fw_data_desc;
  815. const struct firmware *fw = adapter->fw;
  816. __le32 major, minor, sub;
  817. const u8 *ver_str;
  818. int i, ret;
  819. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  820. return cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_VERSION_OFFSET]);
  821. fw_data_desc = qlcnic_get_data_desc(adapter, QLCNIC_UNI_DIR_SECT_FW,
  822. QLCNIC_UNI_FIRMWARE_IDX_OFF);
  823. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  824. cpu_to_le32(fw_data_desc->size) - 17;
  825. for (i = 0; i < 12; i++) {
  826. if (!strncmp(&ver_str[i], "REV=", 4)) {
  827. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  828. &major, &minor, &sub);
  829. if (ret != 3)
  830. return 0;
  831. else
  832. return major + (minor << 8) + (sub << 16);
  833. }
  834. }
  835. return 0;
  836. }
  837. static __le32
  838. qlcnic_get_bios_version(struct qlcnic_adapter *adapter)
  839. {
  840. const struct firmware *fw = adapter->fw;
  841. __le32 bios_ver, prd_off = adapter->file_prd_off;
  842. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  843. return cpu_to_le32(
  844. *(u32 *)&fw->data[QLCNIC_BIOS_VERSION_OFFSET]);
  845. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  846. + QLCNIC_UNI_BIOS_VERSION_OFF));
  847. return (bios_ver << 16) + ((bios_ver >> 8) & 0xff00) + (bios_ver >> 24);
  848. }
  849. static void qlcnic_rom_lock_recovery(struct qlcnic_adapter *adapter)
  850. {
  851. if (qlcnic_pcie_sem_lock(adapter, 2, QLCNIC_ROM_LOCK_ID))
  852. dev_info(&adapter->pdev->dev, "Resetting rom_lock\n");
  853. qlcnic_pcie_sem_unlock(adapter, 2);
  854. }
  855. static int
  856. qlcnic_check_fw_hearbeat(struct qlcnic_adapter *adapter)
  857. {
  858. u32 heartbeat, ret = -EIO;
  859. int retries = QLCNIC_HEARTBEAT_CHECK_RETRY_COUNT;
  860. adapter->heartbeat = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  861. do {
  862. msleep(QLCNIC_HEARTBEAT_PERIOD_MSECS);
  863. heartbeat = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  864. if (heartbeat != adapter->heartbeat) {
  865. ret = QLCNIC_RCODE_SUCCESS;
  866. break;
  867. }
  868. } while (--retries);
  869. return ret;
  870. }
  871. int
  872. qlcnic_need_fw_reset(struct qlcnic_adapter *adapter)
  873. {
  874. if ((adapter->flags & QLCNIC_FW_HANG) ||
  875. qlcnic_check_fw_hearbeat(adapter)) {
  876. qlcnic_rom_lock_recovery(adapter);
  877. return 1;
  878. }
  879. if (adapter->need_fw_reset)
  880. return 1;
  881. if (adapter->fw)
  882. return 1;
  883. return 0;
  884. }
  885. static const char *fw_name[] = {
  886. QLCNIC_UNIFIED_ROMIMAGE_NAME,
  887. QLCNIC_FLASH_ROMIMAGE_NAME,
  888. };
  889. int
  890. qlcnic_load_firmware(struct qlcnic_adapter *adapter)
  891. {
  892. u64 *ptr64;
  893. u32 i, flashaddr, size;
  894. const struct firmware *fw = adapter->fw;
  895. struct pci_dev *pdev = adapter->pdev;
  896. dev_info(&pdev->dev, "loading firmware from %s\n",
  897. fw_name[adapter->fw_type]);
  898. if (fw) {
  899. __le64 data;
  900. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  901. ptr64 = (u64 *)qlcnic_get_bootld_offs(adapter);
  902. flashaddr = QLCNIC_BOOTLD_START;
  903. for (i = 0; i < size; i++) {
  904. data = cpu_to_le64(ptr64[i]);
  905. if (qlcnic_pci_mem_write_2M(adapter, flashaddr, data))
  906. return -EIO;
  907. flashaddr += 8;
  908. }
  909. size = (__force u32)qlcnic_get_fw_size(adapter) / 8;
  910. ptr64 = (u64 *)qlcnic_get_fw_offs(adapter);
  911. flashaddr = QLCNIC_IMAGE_START;
  912. for (i = 0; i < size; i++) {
  913. data = cpu_to_le64(ptr64[i]);
  914. if (qlcnic_pci_mem_write_2M(adapter,
  915. flashaddr, data))
  916. return -EIO;
  917. flashaddr += 8;
  918. }
  919. size = (__force u32)qlcnic_get_fw_size(adapter) % 8;
  920. if (size) {
  921. data = cpu_to_le64(ptr64[i]);
  922. if (qlcnic_pci_mem_write_2M(adapter,
  923. flashaddr, data))
  924. return -EIO;
  925. }
  926. } else {
  927. u64 data;
  928. u32 hi, lo;
  929. int ret;
  930. struct qlcnic_flt_entry bootld_entry;
  931. ret = qlcnic_get_flt_entry(adapter, QLCNIC_BOOTLD_REGION,
  932. &bootld_entry);
  933. if (!ret) {
  934. size = bootld_entry.size / 8;
  935. flashaddr = bootld_entry.start_addr;
  936. } else {
  937. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  938. flashaddr = QLCNIC_BOOTLD_START;
  939. dev_info(&pdev->dev,
  940. "using legacy method to get flash fw region");
  941. }
  942. for (i = 0; i < size; i++) {
  943. if (qlcnic_rom_fast_read(adapter,
  944. flashaddr, (int *)&lo) != 0)
  945. return -EIO;
  946. if (qlcnic_rom_fast_read(adapter,
  947. flashaddr + 4, (int *)&hi) != 0)
  948. return -EIO;
  949. data = (((u64)hi << 32) | lo);
  950. if (qlcnic_pci_mem_write_2M(adapter,
  951. flashaddr, data))
  952. return -EIO;
  953. flashaddr += 8;
  954. }
  955. }
  956. msleep(1);
  957. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x18, 0x1020);
  958. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0x80001e);
  959. return 0;
  960. }
  961. static int
  962. qlcnic_validate_firmware(struct qlcnic_adapter *adapter)
  963. {
  964. __le32 val;
  965. u32 ver, bios, min_size;
  966. struct pci_dev *pdev = adapter->pdev;
  967. const struct firmware *fw = adapter->fw;
  968. u8 fw_type = adapter->fw_type;
  969. if (fw_type == QLCNIC_UNIFIED_ROMIMAGE) {
  970. if (qlcnic_validate_unified_romimage(adapter))
  971. return -EINVAL;
  972. min_size = QLCNIC_UNI_FW_MIN_SIZE;
  973. } else {
  974. val = cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_MAGIC_OFFSET]);
  975. if ((__force u32)val != QLCNIC_BDINFO_MAGIC)
  976. return -EINVAL;
  977. min_size = QLCNIC_FW_MIN_SIZE;
  978. }
  979. if (fw->size < min_size)
  980. return -EINVAL;
  981. val = qlcnic_get_fw_version(adapter);
  982. ver = QLCNIC_DECODE_VERSION(val);
  983. if (ver < QLCNIC_MIN_FW_VERSION) {
  984. dev_err(&pdev->dev,
  985. "%s: firmware version %d.%d.%d unsupported\n",
  986. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  987. return -EINVAL;
  988. }
  989. val = qlcnic_get_bios_version(adapter);
  990. qlcnic_rom_fast_read(adapter, QLCNIC_BIOS_VERSION_OFFSET, (int *)&bios);
  991. if ((__force u32)val != bios) {
  992. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  993. fw_name[fw_type]);
  994. return -EINVAL;
  995. }
  996. QLCWR32(adapter, QLCNIC_CAM_RAM(0x1fc), QLCNIC_BDINFO_MAGIC);
  997. return 0;
  998. }
  999. static void
  1000. qlcnic_get_next_fwtype(struct qlcnic_adapter *adapter)
  1001. {
  1002. u8 fw_type;
  1003. switch (adapter->fw_type) {
  1004. case QLCNIC_UNKNOWN_ROMIMAGE:
  1005. fw_type = QLCNIC_UNIFIED_ROMIMAGE;
  1006. break;
  1007. case QLCNIC_UNIFIED_ROMIMAGE:
  1008. default:
  1009. fw_type = QLCNIC_FLASH_ROMIMAGE;
  1010. break;
  1011. }
  1012. adapter->fw_type = fw_type;
  1013. }
  1014. void qlcnic_request_firmware(struct qlcnic_adapter *adapter)
  1015. {
  1016. struct pci_dev *pdev = adapter->pdev;
  1017. int rc;
  1018. adapter->fw_type = QLCNIC_UNKNOWN_ROMIMAGE;
  1019. next:
  1020. qlcnic_get_next_fwtype(adapter);
  1021. if (adapter->fw_type == QLCNIC_FLASH_ROMIMAGE) {
  1022. adapter->fw = NULL;
  1023. } else {
  1024. rc = request_firmware(&adapter->fw,
  1025. fw_name[adapter->fw_type], &pdev->dev);
  1026. if (rc != 0)
  1027. goto next;
  1028. rc = qlcnic_validate_firmware(adapter);
  1029. if (rc != 0) {
  1030. release_firmware(adapter->fw);
  1031. msleep(1);
  1032. goto next;
  1033. }
  1034. }
  1035. }
  1036. void
  1037. qlcnic_release_firmware(struct qlcnic_adapter *adapter)
  1038. {
  1039. if (adapter->fw)
  1040. release_firmware(adapter->fw);
  1041. adapter->fw = NULL;
  1042. }
  1043. static void
  1044. qlcnic_handle_linkevent(struct qlcnic_adapter *adapter,
  1045. struct qlcnic_fw_msg *msg)
  1046. {
  1047. u32 cable_OUI;
  1048. u16 cable_len;
  1049. u16 link_speed;
  1050. u8 link_status, module, duplex, autoneg;
  1051. u8 lb_status = 0;
  1052. struct net_device *netdev = adapter->netdev;
  1053. adapter->has_link_events = 1;
  1054. cable_OUI = msg->body[1] & 0xffffffff;
  1055. cable_len = (msg->body[1] >> 32) & 0xffff;
  1056. link_speed = (msg->body[1] >> 48) & 0xffff;
  1057. link_status = msg->body[2] & 0xff;
  1058. duplex = (msg->body[2] >> 16) & 0xff;
  1059. autoneg = (msg->body[2] >> 24) & 0xff;
  1060. lb_status = (msg->body[2] >> 32) & 0x3;
  1061. module = (msg->body[2] >> 8) & 0xff;
  1062. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE)
  1063. dev_info(&netdev->dev, "unsupported cable: OUI 0x%x, "
  1064. "length %d\n", cable_OUI, cable_len);
  1065. else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN)
  1066. dev_info(&netdev->dev, "unsupported cable length %d\n",
  1067. cable_len);
  1068. if (!link_status && (lb_status == QLCNIC_ILB_MODE ||
  1069. lb_status == QLCNIC_ELB_MODE))
  1070. adapter->ahw->loopback_state |= QLCNIC_LINKEVENT;
  1071. qlcnic_advert_link_change(adapter, link_status);
  1072. if (duplex == LINKEVENT_FULL_DUPLEX)
  1073. adapter->link_duplex = DUPLEX_FULL;
  1074. else
  1075. adapter->link_duplex = DUPLEX_HALF;
  1076. adapter->module_type = module;
  1077. adapter->link_autoneg = autoneg;
  1078. adapter->link_speed = link_speed;
  1079. }
  1080. static void
  1081. qlcnic_handle_fw_message(int desc_cnt, int index,
  1082. struct qlcnic_host_sds_ring *sds_ring)
  1083. {
  1084. struct qlcnic_fw_msg msg;
  1085. struct status_desc *desc;
  1086. struct qlcnic_adapter *adapter;
  1087. struct device *dev;
  1088. int i = 0, opcode, ret;
  1089. while (desc_cnt > 0 && i < 8) {
  1090. desc = &sds_ring->desc_head[index];
  1091. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  1092. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  1093. index = get_next_index(index, sds_ring->num_desc);
  1094. desc_cnt--;
  1095. }
  1096. adapter = sds_ring->adapter;
  1097. dev = &adapter->pdev->dev;
  1098. opcode = qlcnic_get_nic_msg_opcode(msg.body[0]);
  1099. switch (opcode) {
  1100. case QLCNIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1101. qlcnic_handle_linkevent(adapter, &msg);
  1102. break;
  1103. case QLCNIC_C2H_OPCODE_CONFIG_LOOPBACK:
  1104. ret = (u32)(msg.body[1]);
  1105. switch (ret) {
  1106. case 0:
  1107. adapter->ahw->loopback_state |= QLCNIC_LB_RESPONSE;
  1108. break;
  1109. case 1:
  1110. dev_info(dev, "loopback already in progress\n");
  1111. adapter->diag_cnt = -QLCNIC_TEST_IN_PROGRESS;
  1112. break;
  1113. case 2:
  1114. dev_info(dev, "loopback cable is not connected\n");
  1115. adapter->diag_cnt = -QLCNIC_LB_CABLE_NOT_CONN;
  1116. break;
  1117. default:
  1118. dev_info(dev, "loopback configure request failed,"
  1119. " ret %x\n", ret);
  1120. adapter->diag_cnt = -QLCNIC_UNDEFINED_ERROR;
  1121. break;
  1122. }
  1123. break;
  1124. default:
  1125. break;
  1126. }
  1127. }
  1128. static int
  1129. qlcnic_alloc_rx_skb(struct qlcnic_adapter *adapter,
  1130. struct qlcnic_host_rds_ring *rds_ring,
  1131. struct qlcnic_rx_buffer *buffer)
  1132. {
  1133. struct sk_buff *skb;
  1134. dma_addr_t dma;
  1135. struct pci_dev *pdev = adapter->pdev;
  1136. skb = dev_alloc_skb(rds_ring->skb_size);
  1137. if (!skb) {
  1138. adapter->stats.skb_alloc_failure++;
  1139. return -ENOMEM;
  1140. }
  1141. skb_reserve(skb, NET_IP_ALIGN);
  1142. dma = pci_map_single(pdev, skb->data,
  1143. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1144. if (pci_dma_mapping_error(pdev, dma)) {
  1145. adapter->stats.rx_dma_map_error++;
  1146. dev_kfree_skb_any(skb);
  1147. return -ENOMEM;
  1148. }
  1149. buffer->skb = skb;
  1150. buffer->dma = dma;
  1151. return 0;
  1152. }
  1153. static struct sk_buff *qlcnic_process_rxbuf(struct qlcnic_adapter *adapter,
  1154. struct qlcnic_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1155. {
  1156. struct qlcnic_rx_buffer *buffer;
  1157. struct sk_buff *skb;
  1158. buffer = &rds_ring->rx_buf_arr[index];
  1159. if (unlikely(buffer->skb == NULL)) {
  1160. WARN_ON(1);
  1161. return NULL;
  1162. }
  1163. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1164. PCI_DMA_FROMDEVICE);
  1165. skb = buffer->skb;
  1166. if (likely((adapter->netdev->features & NETIF_F_RXCSUM) &&
  1167. (cksum == STATUS_CKSUM_OK || cksum == STATUS_CKSUM_LOOP))) {
  1168. adapter->stats.csummed++;
  1169. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1170. } else {
  1171. skb_checksum_none_assert(skb);
  1172. }
  1173. skb->dev = adapter->netdev;
  1174. buffer->skb = NULL;
  1175. return skb;
  1176. }
  1177. static inline int
  1178. qlcnic_check_rx_tagging(struct qlcnic_adapter *adapter, struct sk_buff *skb,
  1179. u16 *vlan_tag)
  1180. {
  1181. struct ethhdr *eth_hdr;
  1182. if (!__vlan_get_tag(skb, vlan_tag)) {
  1183. eth_hdr = (struct ethhdr *) skb->data;
  1184. memmove(skb->data + VLAN_HLEN, eth_hdr, ETH_ALEN * 2);
  1185. skb_pull(skb, VLAN_HLEN);
  1186. }
  1187. if (!adapter->pvid)
  1188. return 0;
  1189. if (*vlan_tag == adapter->pvid) {
  1190. /* Outer vlan tag. Packet should follow non-vlan path */
  1191. *vlan_tag = 0xffff;
  1192. return 0;
  1193. }
  1194. if (adapter->flags & QLCNIC_TAGGING_ENABLED)
  1195. return 0;
  1196. return -EINVAL;
  1197. }
  1198. static struct qlcnic_rx_buffer *
  1199. qlcnic_process_rcv(struct qlcnic_adapter *adapter,
  1200. struct qlcnic_host_sds_ring *sds_ring,
  1201. int ring, u64 sts_data0)
  1202. {
  1203. struct net_device *netdev = adapter->netdev;
  1204. struct qlcnic_recv_context *recv_ctx = adapter->recv_ctx;
  1205. struct qlcnic_rx_buffer *buffer;
  1206. struct sk_buff *skb;
  1207. struct qlcnic_host_rds_ring *rds_ring;
  1208. int index, length, cksum, pkt_offset;
  1209. u16 vid = 0xffff;
  1210. if (unlikely(ring >= adapter->max_rds_rings))
  1211. return NULL;
  1212. rds_ring = &recv_ctx->rds_rings[ring];
  1213. index = qlcnic_get_sts_refhandle(sts_data0);
  1214. if (unlikely(index >= rds_ring->num_desc))
  1215. return NULL;
  1216. buffer = &rds_ring->rx_buf_arr[index];
  1217. length = qlcnic_get_sts_totallength(sts_data0);
  1218. cksum = qlcnic_get_sts_status(sts_data0);
  1219. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1220. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1221. if (!skb)
  1222. return buffer;
  1223. if (length > rds_ring->skb_size)
  1224. skb_put(skb, rds_ring->skb_size);
  1225. else
  1226. skb_put(skb, length);
  1227. if (pkt_offset)
  1228. skb_pull(skb, pkt_offset);
  1229. if (unlikely(qlcnic_check_rx_tagging(adapter, skb, &vid))) {
  1230. adapter->stats.rxdropped++;
  1231. dev_kfree_skb(skb);
  1232. return buffer;
  1233. }
  1234. skb->protocol = eth_type_trans(skb, netdev);
  1235. if (vid != 0xffff)
  1236. __vlan_hwaccel_put_tag(skb, vid);
  1237. napi_gro_receive(&sds_ring->napi, skb);
  1238. adapter->stats.rx_pkts++;
  1239. adapter->stats.rxbytes += length;
  1240. return buffer;
  1241. }
  1242. #define QLC_TCP_HDR_SIZE 20
  1243. #define QLC_TCP_TS_OPTION_SIZE 12
  1244. #define QLC_TCP_TS_HDR_SIZE (QLC_TCP_HDR_SIZE + QLC_TCP_TS_OPTION_SIZE)
  1245. static struct qlcnic_rx_buffer *
  1246. qlcnic_process_lro(struct qlcnic_adapter *adapter,
  1247. struct qlcnic_host_sds_ring *sds_ring,
  1248. int ring, u64 sts_data0, u64 sts_data1)
  1249. {
  1250. struct net_device *netdev = adapter->netdev;
  1251. struct qlcnic_recv_context *recv_ctx = adapter->recv_ctx;
  1252. struct qlcnic_rx_buffer *buffer;
  1253. struct sk_buff *skb;
  1254. struct qlcnic_host_rds_ring *rds_ring;
  1255. struct iphdr *iph;
  1256. struct tcphdr *th;
  1257. bool push, timestamp;
  1258. int l2_hdr_offset, l4_hdr_offset;
  1259. int index;
  1260. u16 lro_length, length, data_offset;
  1261. u32 seq_number;
  1262. u16 vid = 0xffff;
  1263. if (unlikely(ring > adapter->max_rds_rings))
  1264. return NULL;
  1265. rds_ring = &recv_ctx->rds_rings[ring];
  1266. index = qlcnic_get_lro_sts_refhandle(sts_data0);
  1267. if (unlikely(index > rds_ring->num_desc))
  1268. return NULL;
  1269. buffer = &rds_ring->rx_buf_arr[index];
  1270. timestamp = qlcnic_get_lro_sts_timestamp(sts_data0);
  1271. lro_length = qlcnic_get_lro_sts_length(sts_data0);
  1272. l2_hdr_offset = qlcnic_get_lro_sts_l2_hdr_offset(sts_data0);
  1273. l4_hdr_offset = qlcnic_get_lro_sts_l4_hdr_offset(sts_data0);
  1274. push = qlcnic_get_lro_sts_push_flag(sts_data0);
  1275. seq_number = qlcnic_get_lro_sts_seq_number(sts_data1);
  1276. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1277. if (!skb)
  1278. return buffer;
  1279. if (timestamp)
  1280. data_offset = l4_hdr_offset + QLC_TCP_TS_HDR_SIZE;
  1281. else
  1282. data_offset = l4_hdr_offset + QLC_TCP_HDR_SIZE;
  1283. skb_put(skb, lro_length + data_offset);
  1284. skb_pull(skb, l2_hdr_offset);
  1285. if (unlikely(qlcnic_check_rx_tagging(adapter, skb, &vid))) {
  1286. adapter->stats.rxdropped++;
  1287. dev_kfree_skb(skb);
  1288. return buffer;
  1289. }
  1290. skb->protocol = eth_type_trans(skb, netdev);
  1291. iph = (struct iphdr *)skb->data;
  1292. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1293. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1294. iph->tot_len = htons(length);
  1295. iph->check = 0;
  1296. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1297. th->psh = push;
  1298. th->seq = htonl(seq_number);
  1299. length = skb->len;
  1300. if (vid != 0xffff)
  1301. __vlan_hwaccel_put_tag(skb, vid);
  1302. netif_receive_skb(skb);
  1303. adapter->stats.lro_pkts++;
  1304. adapter->stats.lrobytes += length;
  1305. return buffer;
  1306. }
  1307. int
  1308. qlcnic_process_rcv_ring(struct qlcnic_host_sds_ring *sds_ring, int max)
  1309. {
  1310. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1311. struct list_head *cur;
  1312. struct status_desc *desc;
  1313. struct qlcnic_rx_buffer *rxbuf;
  1314. u64 sts_data0, sts_data1;
  1315. int count = 0;
  1316. int opcode, ring, desc_cnt;
  1317. u32 consumer = sds_ring->consumer;
  1318. while (count < max) {
  1319. desc = &sds_ring->desc_head[consumer];
  1320. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1321. if (!(sts_data0 & STATUS_OWNER_HOST))
  1322. break;
  1323. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1324. opcode = qlcnic_get_sts_opcode(sts_data0);
  1325. switch (opcode) {
  1326. case QLCNIC_RXPKT_DESC:
  1327. case QLCNIC_OLD_RXPKT_DESC:
  1328. case QLCNIC_SYN_OFFLOAD:
  1329. ring = qlcnic_get_sts_type(sts_data0);
  1330. rxbuf = qlcnic_process_rcv(adapter, sds_ring,
  1331. ring, sts_data0);
  1332. break;
  1333. case QLCNIC_LRO_DESC:
  1334. ring = qlcnic_get_lro_sts_type(sts_data0);
  1335. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1336. rxbuf = qlcnic_process_lro(adapter, sds_ring,
  1337. ring, sts_data0, sts_data1);
  1338. break;
  1339. case QLCNIC_RESPONSE_DESC:
  1340. qlcnic_handle_fw_message(desc_cnt, consumer, sds_ring);
  1341. default:
  1342. goto skip;
  1343. }
  1344. WARN_ON(desc_cnt > 1);
  1345. if (likely(rxbuf))
  1346. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1347. else
  1348. adapter->stats.null_rxbuf++;
  1349. skip:
  1350. for (; desc_cnt > 0; desc_cnt--) {
  1351. desc = &sds_ring->desc_head[consumer];
  1352. desc->status_desc_data[0] =
  1353. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1354. consumer = get_next_index(consumer, sds_ring->num_desc);
  1355. }
  1356. count++;
  1357. }
  1358. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1359. struct qlcnic_host_rds_ring *rds_ring =
  1360. &adapter->recv_ctx->rds_rings[ring];
  1361. if (!list_empty(&sds_ring->free_list[ring])) {
  1362. list_for_each(cur, &sds_ring->free_list[ring]) {
  1363. rxbuf = list_entry(cur,
  1364. struct qlcnic_rx_buffer, list);
  1365. qlcnic_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1366. }
  1367. spin_lock(&rds_ring->lock);
  1368. list_splice_tail_init(&sds_ring->free_list[ring],
  1369. &rds_ring->free_list);
  1370. spin_unlock(&rds_ring->lock);
  1371. }
  1372. qlcnic_post_rx_buffers_nodb(adapter, rds_ring);
  1373. }
  1374. if (count) {
  1375. sds_ring->consumer = consumer;
  1376. writel(consumer, sds_ring->crb_sts_consumer);
  1377. }
  1378. return count;
  1379. }
  1380. void
  1381. qlcnic_post_rx_buffers(struct qlcnic_adapter *adapter,
  1382. struct qlcnic_host_rds_ring *rds_ring)
  1383. {
  1384. struct rcv_desc *pdesc;
  1385. struct qlcnic_rx_buffer *buffer;
  1386. int count = 0;
  1387. u32 producer;
  1388. struct list_head *head;
  1389. producer = rds_ring->producer;
  1390. head = &rds_ring->free_list;
  1391. while (!list_empty(head)) {
  1392. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1393. if (!buffer->skb) {
  1394. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1395. break;
  1396. }
  1397. count++;
  1398. list_del(&buffer->list);
  1399. /* make a rcv descriptor */
  1400. pdesc = &rds_ring->desc_head[producer];
  1401. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1402. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1403. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1404. producer = get_next_index(producer, rds_ring->num_desc);
  1405. }
  1406. if (count) {
  1407. rds_ring->producer = producer;
  1408. writel((producer-1) & (rds_ring->num_desc-1),
  1409. rds_ring->crb_rcv_producer);
  1410. }
  1411. }
  1412. static void
  1413. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  1414. struct qlcnic_host_rds_ring *rds_ring)
  1415. {
  1416. struct rcv_desc *pdesc;
  1417. struct qlcnic_rx_buffer *buffer;
  1418. int count = 0;
  1419. uint32_t producer;
  1420. struct list_head *head;
  1421. if (!spin_trylock(&rds_ring->lock))
  1422. return;
  1423. producer = rds_ring->producer;
  1424. head = &rds_ring->free_list;
  1425. while (!list_empty(head)) {
  1426. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1427. if (!buffer->skb) {
  1428. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1429. break;
  1430. }
  1431. count++;
  1432. list_del(&buffer->list);
  1433. /* make a rcv descriptor */
  1434. pdesc = &rds_ring->desc_head[producer];
  1435. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1436. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1437. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1438. producer = get_next_index(producer, rds_ring->num_desc);
  1439. }
  1440. if (count) {
  1441. rds_ring->producer = producer;
  1442. writel((producer - 1) & (rds_ring->num_desc - 1),
  1443. rds_ring->crb_rcv_producer);
  1444. }
  1445. spin_unlock(&rds_ring->lock);
  1446. }
  1447. static void dump_skb(struct sk_buff *skb, struct qlcnic_adapter *adapter)
  1448. {
  1449. int i;
  1450. unsigned char *data = skb->data;
  1451. printk(KERN_INFO "\n");
  1452. for (i = 0; i < skb->len; i++) {
  1453. QLCDB(adapter, DRV, "%02x ", data[i]);
  1454. if ((i & 0x0f) == 8)
  1455. printk(KERN_INFO "\n");
  1456. }
  1457. }
  1458. void qlcnic_process_rcv_diag(struct qlcnic_adapter *adapter,
  1459. struct qlcnic_host_sds_ring *sds_ring,
  1460. int ring, u64 sts_data0)
  1461. {
  1462. struct qlcnic_recv_context *recv_ctx = adapter->recv_ctx;
  1463. struct sk_buff *skb;
  1464. struct qlcnic_host_rds_ring *rds_ring;
  1465. int index, length, cksum, pkt_offset;
  1466. if (unlikely(ring >= adapter->max_rds_rings))
  1467. return;
  1468. rds_ring = &recv_ctx->rds_rings[ring];
  1469. index = qlcnic_get_sts_refhandle(sts_data0);
  1470. length = qlcnic_get_sts_totallength(sts_data0);
  1471. if (unlikely(index >= rds_ring->num_desc))
  1472. return;
  1473. cksum = qlcnic_get_sts_status(sts_data0);
  1474. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1475. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1476. if (!skb)
  1477. return;
  1478. if (length > rds_ring->skb_size)
  1479. skb_put(skb, rds_ring->skb_size);
  1480. else
  1481. skb_put(skb, length);
  1482. if (pkt_offset)
  1483. skb_pull(skb, pkt_offset);
  1484. if (!qlcnic_check_loopback_buff(skb->data, adapter->mac_addr))
  1485. adapter->diag_cnt++;
  1486. else
  1487. dump_skb(skb, adapter);
  1488. dev_kfree_skb_any(skb);
  1489. adapter->stats.rx_pkts++;
  1490. adapter->stats.rxbytes += length;
  1491. return;
  1492. }
  1493. void
  1494. qlcnic_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring)
  1495. {
  1496. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1497. struct status_desc *desc;
  1498. u64 sts_data0;
  1499. int ring, opcode, desc_cnt;
  1500. u32 consumer = sds_ring->consumer;
  1501. desc = &sds_ring->desc_head[consumer];
  1502. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1503. if (!(sts_data0 & STATUS_OWNER_HOST))
  1504. return;
  1505. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1506. opcode = qlcnic_get_sts_opcode(sts_data0);
  1507. switch (opcode) {
  1508. case QLCNIC_RESPONSE_DESC:
  1509. qlcnic_handle_fw_message(desc_cnt, consumer, sds_ring);
  1510. break;
  1511. default:
  1512. ring = qlcnic_get_sts_type(sts_data0);
  1513. qlcnic_process_rcv_diag(adapter, sds_ring, ring, sts_data0);
  1514. break;
  1515. }
  1516. for (; desc_cnt > 0; desc_cnt--) {
  1517. desc = &sds_ring->desc_head[consumer];
  1518. desc->status_desc_data[0] = cpu_to_le64(STATUS_OWNER_PHANTOM);
  1519. consumer = get_next_index(consumer, sds_ring->num_desc);
  1520. }
  1521. sds_ring->consumer = consumer;
  1522. writel(consumer, sds_ring->crb_sts_consumer);
  1523. }
  1524. void
  1525. qlcnic_fetch_mac(struct qlcnic_adapter *adapter, u32 off1, u32 off2,
  1526. u8 alt_mac, u8 *mac)
  1527. {
  1528. u32 mac_low, mac_high;
  1529. int i;
  1530. mac_low = QLCRD32(adapter, off1);
  1531. mac_high = QLCRD32(adapter, off2);
  1532. if (alt_mac) {
  1533. mac_low |= (mac_low >> 16) | (mac_high << 16);
  1534. mac_high >>= 16;
  1535. }
  1536. for (i = 0; i < 2; i++)
  1537. mac[i] = (u8)(mac_high >> ((1 - i) * 8));
  1538. for (i = 2; i < 6; i++)
  1539. mac[i] = (u8)(mac_low >> ((5 - i) * 8));
  1540. }