ohci-omap.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558
  1. /*
  2. * OHCI HCD (Host Controller Driver) for USB.
  3. *
  4. * (C) Copyright 1999 Roman Weissgaerber <weissg@vienna.at>
  5. * (C) Copyright 2000-2005 David Brownell
  6. * (C) Copyright 2002 Hewlett-Packard Company
  7. *
  8. * OMAP Bus Glue
  9. *
  10. * Modified for OMAP by Tony Lindgren <tony@atomide.com>
  11. * Based on the 2.4 OMAP OHCI driver originally done by MontaVista Software Inc.
  12. * and on ohci-sa1111.c by Christopher Hoover <ch@hpl.hp.com>
  13. *
  14. * This file is licenced under the GPL.
  15. */
  16. #include <linux/signal.h>
  17. #include <linux/jiffies.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/clk.h>
  20. #include <linux/err.h>
  21. #include <linux/gpio.h>
  22. #include <mach/hardware.h>
  23. #include <asm/io.h>
  24. #include <asm/mach-types.h>
  25. #include <plat/mux.h>
  26. #include <mach/irqs.h>
  27. #include <plat/fpga.h>
  28. #include <plat/usb.h>
  29. /* OMAP-1510 OHCI has its own MMU for DMA */
  30. #define OMAP1510_LB_MEMSIZE 32 /* Should be same as SDRAM size */
  31. #define OMAP1510_LB_CLOCK_DIV 0xfffec10c
  32. #define OMAP1510_LB_MMU_CTL 0xfffec208
  33. #define OMAP1510_LB_MMU_LCK 0xfffec224
  34. #define OMAP1510_LB_MMU_LD_TLB 0xfffec228
  35. #define OMAP1510_LB_MMU_CAM_H 0xfffec22c
  36. #define OMAP1510_LB_MMU_CAM_L 0xfffec230
  37. #define OMAP1510_LB_MMU_RAM_H 0xfffec234
  38. #define OMAP1510_LB_MMU_RAM_L 0xfffec238
  39. #ifndef CONFIG_ARCH_OMAP
  40. #error "This file is OMAP bus glue. CONFIG_OMAP must be defined."
  41. #endif
  42. #ifdef CONFIG_TPS65010
  43. #include <linux/i2c/tps65010.h>
  44. #else
  45. #define LOW 0
  46. #define HIGH 1
  47. #define GPIO1 1
  48. static inline int tps65010_set_gpio_out_value(unsigned gpio, unsigned value)
  49. {
  50. return 0;
  51. }
  52. #endif
  53. extern int usb_disabled(void);
  54. extern int ocpi_enable(void);
  55. static struct clk *usb_host_ck;
  56. static struct clk *usb_dc_ck;
  57. static int host_enabled;
  58. static int host_initialized;
  59. static void omap_ohci_clock_power(int on)
  60. {
  61. if (on) {
  62. clk_enable(usb_dc_ck);
  63. clk_enable(usb_host_ck);
  64. /* guesstimate for T5 == 1x 32K clock + APLL lock time */
  65. udelay(100);
  66. } else {
  67. clk_disable(usb_host_ck);
  68. clk_disable(usb_dc_ck);
  69. }
  70. }
  71. /*
  72. * Board specific gang-switched transceiver power on/off.
  73. * NOTE: OSK supplies power from DC, not battery.
  74. */
  75. static int omap_ohci_transceiver_power(int on)
  76. {
  77. if (on) {
  78. if (machine_is_omap_innovator() && cpu_is_omap1510())
  79. fpga_write(fpga_read(INNOVATOR_FPGA_CAM_USB_CONTROL)
  80. | ((1 << 5/*usb1*/) | (1 << 3/*usb2*/)),
  81. INNOVATOR_FPGA_CAM_USB_CONTROL);
  82. else if (machine_is_omap_osk())
  83. tps65010_set_gpio_out_value(GPIO1, LOW);
  84. } else {
  85. if (machine_is_omap_innovator() && cpu_is_omap1510())
  86. fpga_write(fpga_read(INNOVATOR_FPGA_CAM_USB_CONTROL)
  87. & ~((1 << 5/*usb1*/) | (1 << 3/*usb2*/)),
  88. INNOVATOR_FPGA_CAM_USB_CONTROL);
  89. else if (machine_is_omap_osk())
  90. tps65010_set_gpio_out_value(GPIO1, HIGH);
  91. }
  92. return 0;
  93. }
  94. #ifdef CONFIG_ARCH_OMAP15XX
  95. /*
  96. * OMAP-1510 specific Local Bus clock on/off
  97. */
  98. static int omap_1510_local_bus_power(int on)
  99. {
  100. if (on) {
  101. omap_writel((1 << 1) | (1 << 0), OMAP1510_LB_MMU_CTL);
  102. udelay(200);
  103. } else {
  104. omap_writel(0, OMAP1510_LB_MMU_CTL);
  105. }
  106. return 0;
  107. }
  108. /*
  109. * OMAP-1510 specific Local Bus initialization
  110. * NOTE: This assumes 32MB memory size in OMAP1510LB_MEMSIZE.
  111. * See also arch/mach-omap/memory.h for __virt_to_dma() and
  112. * __dma_to_virt() which need to match with the physical
  113. * Local Bus address below.
  114. */
  115. static int omap_1510_local_bus_init(void)
  116. {
  117. unsigned int tlb;
  118. unsigned long lbaddr, physaddr;
  119. omap_writel((omap_readl(OMAP1510_LB_CLOCK_DIV) & 0xfffffff8) | 0x4,
  120. OMAP1510_LB_CLOCK_DIV);
  121. /* Configure the Local Bus MMU table */
  122. for (tlb = 0; tlb < OMAP1510_LB_MEMSIZE; tlb++) {
  123. lbaddr = tlb * 0x00100000 + OMAP1510_LB_OFFSET;
  124. physaddr = tlb * 0x00100000 + PHYS_OFFSET;
  125. omap_writel((lbaddr & 0x0fffffff) >> 22, OMAP1510_LB_MMU_CAM_H);
  126. omap_writel(((lbaddr & 0x003ffc00) >> 6) | 0xc,
  127. OMAP1510_LB_MMU_CAM_L);
  128. omap_writel(physaddr >> 16, OMAP1510_LB_MMU_RAM_H);
  129. omap_writel((physaddr & 0x0000fc00) | 0x300, OMAP1510_LB_MMU_RAM_L);
  130. omap_writel(tlb << 4, OMAP1510_LB_MMU_LCK);
  131. omap_writel(0x1, OMAP1510_LB_MMU_LD_TLB);
  132. }
  133. /* Enable the walking table */
  134. omap_writel(omap_readl(OMAP1510_LB_MMU_CTL) | (1 << 3), OMAP1510_LB_MMU_CTL);
  135. udelay(200);
  136. return 0;
  137. }
  138. #else
  139. #define omap_1510_local_bus_power(x) {}
  140. #define omap_1510_local_bus_init() {}
  141. #endif
  142. #ifdef CONFIG_USB_OTG
  143. static void start_hnp(struct ohci_hcd *ohci)
  144. {
  145. const unsigned port = ohci_to_hcd(ohci)->self.otg_port - 1;
  146. unsigned long flags;
  147. u32 l;
  148. otg_start_hnp(ohci->transceiver->otg);
  149. local_irq_save(flags);
  150. ohci->transceiver->state = OTG_STATE_A_SUSPEND;
  151. writel (RH_PS_PSS, &ohci->regs->roothub.portstatus [port]);
  152. l = omap_readl(OTG_CTRL);
  153. l &= ~OTG_A_BUSREQ;
  154. omap_writel(l, OTG_CTRL);
  155. local_irq_restore(flags);
  156. }
  157. #endif
  158. /*-------------------------------------------------------------------------*/
  159. static int ohci_omap_init(struct usb_hcd *hcd)
  160. {
  161. struct ohci_hcd *ohci = hcd_to_ohci(hcd);
  162. struct omap_usb_config *config = hcd->self.controller->platform_data;
  163. int need_transceiver = (config->otg != 0);
  164. int ret;
  165. dev_dbg(hcd->self.controller, "starting USB Controller\n");
  166. if (config->otg) {
  167. ohci_to_hcd(ohci)->self.otg_port = config->otg;
  168. /* default/minimum OTG power budget: 8 mA */
  169. ohci_to_hcd(ohci)->power_budget = 8;
  170. }
  171. /* boards can use OTG transceivers in non-OTG modes */
  172. need_transceiver = need_transceiver
  173. || machine_is_omap_h2() || machine_is_omap_h3();
  174. /* XXX OMAP16xx only */
  175. if (config->ocpi_enable)
  176. config->ocpi_enable();
  177. #ifdef CONFIG_USB_OTG
  178. if (need_transceiver) {
  179. ohci->transceiver = usb_get_phy(USB_PHY_TYPE_USB2);
  180. if (!IS_ERR_OR_NULL(ohci->transceiver)) {
  181. int status = otg_set_host(ohci->transceiver->otg,
  182. &ohci_to_hcd(ohci)->self);
  183. dev_dbg(hcd->self.controller, "init %s transceiver, status %d\n",
  184. ohci->transceiver->label, status);
  185. if (status) {
  186. usb_put_phy(ohci->transceiver);
  187. return status;
  188. }
  189. } else {
  190. dev_err(hcd->self.controller, "can't find transceiver\n");
  191. return -ENODEV;
  192. }
  193. ohci->start_hnp = start_hnp;
  194. }
  195. #endif
  196. omap_ohci_clock_power(1);
  197. if (cpu_is_omap15xx()) {
  198. omap_1510_local_bus_power(1);
  199. omap_1510_local_bus_init();
  200. }
  201. if ((ret = ohci_init(ohci)) < 0)
  202. return ret;
  203. /* board-specific power switching and overcurrent support */
  204. if (machine_is_omap_osk() || machine_is_omap_innovator()) {
  205. u32 rh = roothub_a (ohci);
  206. /* power switching (ganged by default) */
  207. rh &= ~RH_A_NPS;
  208. /* TPS2045 switch for internal transceiver (port 1) */
  209. if (machine_is_omap_osk()) {
  210. ohci_to_hcd(ohci)->power_budget = 250;
  211. rh &= ~RH_A_NOCP;
  212. /* gpio9 for overcurrent detction */
  213. omap_cfg_reg(W8_1610_GPIO9);
  214. gpio_request(9, "OHCI overcurrent");
  215. gpio_direction_input(9);
  216. /* for paranoia's sake: disable USB.PUEN */
  217. omap_cfg_reg(W4_USB_HIGHZ);
  218. }
  219. ohci_writel(ohci, rh, &ohci->regs->roothub.a);
  220. ohci->flags &= ~OHCI_QUIRK_HUB_POWER;
  221. } else if (machine_is_nokia770()) {
  222. /* We require a self-powered hub, which should have
  223. * plenty of power. */
  224. ohci_to_hcd(ohci)->power_budget = 0;
  225. }
  226. /* FIXME khubd hub requests should manage power switching */
  227. omap_ohci_transceiver_power(1);
  228. /* board init will have already handled HMC and mux setup.
  229. * any external transceiver should already be initialized
  230. * too, so all configured ports use the right signaling now.
  231. */
  232. return 0;
  233. }
  234. static void ohci_omap_stop(struct usb_hcd *hcd)
  235. {
  236. dev_dbg(hcd->self.controller, "stopping USB Controller\n");
  237. ohci_stop(hcd);
  238. omap_ohci_clock_power(0);
  239. }
  240. /*-------------------------------------------------------------------------*/
  241. /**
  242. * usb_hcd_omap_probe - initialize OMAP-based HCDs
  243. * Context: !in_interrupt()
  244. *
  245. * Allocates basic resources for this USB host controller, and
  246. * then invokes the start() method for the HCD associated with it
  247. * through the hotplug entry's driver_data.
  248. */
  249. static int usb_hcd_omap_probe (const struct hc_driver *driver,
  250. struct platform_device *pdev)
  251. {
  252. int retval, irq;
  253. struct usb_hcd *hcd = 0;
  254. struct ohci_hcd *ohci;
  255. if (pdev->num_resources != 2) {
  256. printk(KERN_ERR "hcd probe: invalid num_resources: %i\n",
  257. pdev->num_resources);
  258. return -ENODEV;
  259. }
  260. if (pdev->resource[0].flags != IORESOURCE_MEM
  261. || pdev->resource[1].flags != IORESOURCE_IRQ) {
  262. printk(KERN_ERR "hcd probe: invalid resource type\n");
  263. return -ENODEV;
  264. }
  265. usb_host_ck = clk_get(&pdev->dev, "usb_hhc_ck");
  266. if (IS_ERR(usb_host_ck))
  267. return PTR_ERR(usb_host_ck);
  268. if (!cpu_is_omap15xx())
  269. usb_dc_ck = clk_get(&pdev->dev, "usb_dc_ck");
  270. else
  271. usb_dc_ck = clk_get(&pdev->dev, "lb_ck");
  272. if (IS_ERR(usb_dc_ck)) {
  273. clk_put(usb_host_ck);
  274. return PTR_ERR(usb_dc_ck);
  275. }
  276. hcd = usb_create_hcd (driver, &pdev->dev, dev_name(&pdev->dev));
  277. if (!hcd) {
  278. retval = -ENOMEM;
  279. goto err0;
  280. }
  281. hcd->rsrc_start = pdev->resource[0].start;
  282. hcd->rsrc_len = pdev->resource[0].end - pdev->resource[0].start + 1;
  283. if (!request_mem_region(hcd->rsrc_start, hcd->rsrc_len, hcd_name)) {
  284. dev_dbg(&pdev->dev, "request_mem_region failed\n");
  285. retval = -EBUSY;
  286. goto err1;
  287. }
  288. hcd->regs = ioremap(hcd->rsrc_start, hcd->rsrc_len);
  289. if (!hcd->regs) {
  290. dev_err(&pdev->dev, "can't ioremap OHCI HCD\n");
  291. retval = -ENOMEM;
  292. goto err2;
  293. }
  294. ohci = hcd_to_ohci(hcd);
  295. ohci_hcd_init(ohci);
  296. host_initialized = 0;
  297. host_enabled = 1;
  298. irq = platform_get_irq(pdev, 0);
  299. if (irq < 0) {
  300. retval = -ENXIO;
  301. goto err3;
  302. }
  303. retval = usb_add_hcd(hcd, irq, 0);
  304. if (retval)
  305. goto err3;
  306. host_initialized = 1;
  307. if (!host_enabled)
  308. omap_ohci_clock_power(0);
  309. return 0;
  310. err3:
  311. iounmap(hcd->regs);
  312. err2:
  313. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  314. err1:
  315. usb_put_hcd(hcd);
  316. err0:
  317. clk_put(usb_dc_ck);
  318. clk_put(usb_host_ck);
  319. return retval;
  320. }
  321. /* may be called with controller, bus, and devices active */
  322. /**
  323. * usb_hcd_omap_remove - shutdown processing for OMAP-based HCDs
  324. * @dev: USB Host Controller being removed
  325. * Context: !in_interrupt()
  326. *
  327. * Reverses the effect of usb_hcd_omap_probe(), first invoking
  328. * the HCD's stop() method. It is always called from a thread
  329. * context, normally "rmmod", "apmd", or something similar.
  330. */
  331. static inline void
  332. usb_hcd_omap_remove (struct usb_hcd *hcd, struct platform_device *pdev)
  333. {
  334. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  335. usb_remove_hcd(hcd);
  336. if (!IS_ERR_OR_NULL(ohci->transceiver)) {
  337. (void) otg_set_host(ohci->transceiver->otg, 0);
  338. usb_put_phy(ohci->transceiver);
  339. }
  340. if (machine_is_omap_osk())
  341. gpio_free(9);
  342. iounmap(hcd->regs);
  343. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  344. usb_put_hcd(hcd);
  345. clk_put(usb_dc_ck);
  346. clk_put(usb_host_ck);
  347. }
  348. /*-------------------------------------------------------------------------*/
  349. static int
  350. ohci_omap_start (struct usb_hcd *hcd)
  351. {
  352. struct omap_usb_config *config;
  353. struct ohci_hcd *ohci = hcd_to_ohci (hcd);
  354. int ret;
  355. if (!host_enabled)
  356. return 0;
  357. config = hcd->self.controller->platform_data;
  358. if (config->otg || config->rwc) {
  359. ohci->hc_control = OHCI_CTRL_RWC;
  360. writel(OHCI_CTRL_RWC, &ohci->regs->control);
  361. }
  362. if ((ret = ohci_run (ohci)) < 0) {
  363. dev_err(hcd->self.controller, "can't start\n");
  364. ohci_stop (hcd);
  365. return ret;
  366. }
  367. return 0;
  368. }
  369. /*-------------------------------------------------------------------------*/
  370. static const struct hc_driver ohci_omap_hc_driver = {
  371. .description = hcd_name,
  372. .product_desc = "OMAP OHCI",
  373. .hcd_priv_size = sizeof(struct ohci_hcd),
  374. /*
  375. * generic hardware linkage
  376. */
  377. .irq = ohci_irq,
  378. .flags = HCD_USB11 | HCD_MEMORY,
  379. /*
  380. * basic lifecycle operations
  381. */
  382. .reset = ohci_omap_init,
  383. .start = ohci_omap_start,
  384. .stop = ohci_omap_stop,
  385. .shutdown = ohci_shutdown,
  386. /*
  387. * managing i/o requests and associated device resources
  388. */
  389. .urb_enqueue = ohci_urb_enqueue,
  390. .urb_dequeue = ohci_urb_dequeue,
  391. .endpoint_disable = ohci_endpoint_disable,
  392. /*
  393. * scheduling support
  394. */
  395. .get_frame_number = ohci_get_frame,
  396. /*
  397. * root hub support
  398. */
  399. .hub_status_data = ohci_hub_status_data,
  400. .hub_control = ohci_hub_control,
  401. #ifdef CONFIG_PM
  402. .bus_suspend = ohci_bus_suspend,
  403. .bus_resume = ohci_bus_resume,
  404. #endif
  405. .start_port_reset = ohci_start_port_reset,
  406. };
  407. /*-------------------------------------------------------------------------*/
  408. static int ohci_hcd_omap_drv_probe(struct platform_device *dev)
  409. {
  410. return usb_hcd_omap_probe(&ohci_omap_hc_driver, dev);
  411. }
  412. static int ohci_hcd_omap_drv_remove(struct platform_device *dev)
  413. {
  414. struct usb_hcd *hcd = platform_get_drvdata(dev);
  415. usb_hcd_omap_remove(hcd, dev);
  416. platform_set_drvdata(dev, NULL);
  417. return 0;
  418. }
  419. /*-------------------------------------------------------------------------*/
  420. #ifdef CONFIG_PM
  421. static int ohci_omap_suspend(struct platform_device *dev, pm_message_t message)
  422. {
  423. struct ohci_hcd *ohci = hcd_to_ohci(platform_get_drvdata(dev));
  424. if (time_before(jiffies, ohci->next_statechange))
  425. msleep(5);
  426. ohci->next_statechange = jiffies;
  427. omap_ohci_clock_power(0);
  428. return 0;
  429. }
  430. static int ohci_omap_resume(struct platform_device *dev)
  431. {
  432. struct usb_hcd *hcd = platform_get_drvdata(dev);
  433. struct ohci_hcd *ohci = hcd_to_ohci(hcd);
  434. if (time_before(jiffies, ohci->next_statechange))
  435. msleep(5);
  436. ohci->next_statechange = jiffies;
  437. omap_ohci_clock_power(1);
  438. ohci_finish_controller_resume(hcd);
  439. return 0;
  440. }
  441. #endif
  442. /*-------------------------------------------------------------------------*/
  443. /*
  444. * Driver definition to register with the OMAP bus
  445. */
  446. static struct platform_driver ohci_hcd_omap_driver = {
  447. .probe = ohci_hcd_omap_drv_probe,
  448. .remove = ohci_hcd_omap_drv_remove,
  449. .shutdown = usb_hcd_platform_shutdown,
  450. #ifdef CONFIG_PM
  451. .suspend = ohci_omap_suspend,
  452. .resume = ohci_omap_resume,
  453. #endif
  454. .driver = {
  455. .owner = THIS_MODULE,
  456. .name = "ohci",
  457. },
  458. };
  459. MODULE_ALIAS("platform:ohci");