ehca_mrmw.c 63 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * MR/MW functions
  5. *
  6. * Authors: Dietmar Decker <ddecker@de.ibm.com>
  7. * Christoph Raisch <raisch@de.ibm.com>
  8. * Hoang-Nam Nguyen <hnguyen@de.ibm.com>
  9. *
  10. * Copyright (c) 2005 IBM Corporation
  11. *
  12. * All rights reserved.
  13. *
  14. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  15. * BSD.
  16. *
  17. * OpenIB BSD License
  18. *
  19. * Redistribution and use in source and binary forms, with or without
  20. * modification, are permitted provided that the following conditions are met:
  21. *
  22. * Redistributions of source code must retain the above copyright notice, this
  23. * list of conditions and the following disclaimer.
  24. *
  25. * Redistributions in binary form must reproduce the above copyright notice,
  26. * this list of conditions and the following disclaimer in the documentation
  27. * and/or other materials
  28. * provided with the distribution.
  29. *
  30. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  31. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  32. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  33. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  34. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  35. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  36. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  37. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  38. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  39. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  40. * POSSIBILITY OF SUCH DAMAGE.
  41. */
  42. #include <asm/current.h>
  43. #include <rdma/ib_umem.h>
  44. #include "ehca_iverbs.h"
  45. #include "ehca_mrmw.h"
  46. #include "hcp_if.h"
  47. #include "hipz_hw.h"
  48. #define NUM_CHUNKS(length, chunk_size) \
  49. (((length) + (chunk_size - 1)) / (chunk_size))
  50. /* max number of rpages (per hcall register_rpages) */
  51. #define MAX_RPAGES 512
  52. static struct kmem_cache *mr_cache;
  53. static struct kmem_cache *mw_cache;
  54. enum ehca_mr_pgsize {
  55. EHCA_MR_PGSIZE4K = 0x1000L,
  56. EHCA_MR_PGSIZE64K = 0x10000L,
  57. EHCA_MR_PGSIZE1M = 0x100000L,
  58. EHCA_MR_PGSIZE16M = 0x1000000L
  59. };
  60. static u32 ehca_encode_hwpage_size(u32 pgsize)
  61. {
  62. u32 idx = 0;
  63. pgsize >>= 12;
  64. /*
  65. * map mr page size into hw code:
  66. * 0, 1, 2, 3 for 4K, 64K, 1M, 64M
  67. */
  68. while (!(pgsize & 1)) {
  69. idx++;
  70. pgsize >>= 4;
  71. }
  72. return idx;
  73. }
  74. static u64 ehca_get_max_hwpage_size(struct ehca_shca *shca)
  75. {
  76. if (shca->hca_cap_mr_pgsize & HCA_CAP_MR_PGSIZE_16M)
  77. return EHCA_MR_PGSIZE16M;
  78. return EHCA_MR_PGSIZE4K;
  79. }
  80. static struct ehca_mr *ehca_mr_new(void)
  81. {
  82. struct ehca_mr *me;
  83. me = kmem_cache_zalloc(mr_cache, GFP_KERNEL);
  84. if (me)
  85. spin_lock_init(&me->mrlock);
  86. else
  87. ehca_gen_err("alloc failed");
  88. return me;
  89. }
  90. static void ehca_mr_delete(struct ehca_mr *me)
  91. {
  92. kmem_cache_free(mr_cache, me);
  93. }
  94. static struct ehca_mw *ehca_mw_new(void)
  95. {
  96. struct ehca_mw *me;
  97. me = kmem_cache_zalloc(mw_cache, GFP_KERNEL);
  98. if (me)
  99. spin_lock_init(&me->mwlock);
  100. else
  101. ehca_gen_err("alloc failed");
  102. return me;
  103. }
  104. static void ehca_mw_delete(struct ehca_mw *me)
  105. {
  106. kmem_cache_free(mw_cache, me);
  107. }
  108. /*----------------------------------------------------------------------*/
  109. struct ib_mr *ehca_get_dma_mr(struct ib_pd *pd, int mr_access_flags)
  110. {
  111. struct ib_mr *ib_mr;
  112. int ret;
  113. struct ehca_mr *e_maxmr;
  114. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  115. struct ehca_shca *shca =
  116. container_of(pd->device, struct ehca_shca, ib_device);
  117. if (shca->maxmr) {
  118. e_maxmr = ehca_mr_new();
  119. if (!e_maxmr) {
  120. ehca_err(&shca->ib_device, "out of memory");
  121. ib_mr = ERR_PTR(-ENOMEM);
  122. goto get_dma_mr_exit0;
  123. }
  124. ret = ehca_reg_maxmr(shca, e_maxmr, (u64 *)KERNELBASE,
  125. mr_access_flags, e_pd,
  126. &e_maxmr->ib.ib_mr.lkey,
  127. &e_maxmr->ib.ib_mr.rkey);
  128. if (ret) {
  129. ehca_mr_delete(e_maxmr);
  130. ib_mr = ERR_PTR(ret);
  131. goto get_dma_mr_exit0;
  132. }
  133. ib_mr = &e_maxmr->ib.ib_mr;
  134. } else {
  135. ehca_err(&shca->ib_device, "no internal max-MR exist!");
  136. ib_mr = ERR_PTR(-EINVAL);
  137. goto get_dma_mr_exit0;
  138. }
  139. get_dma_mr_exit0:
  140. if (IS_ERR(ib_mr))
  141. ehca_err(&shca->ib_device, "rc=%lx pd=%p mr_access_flags=%x ",
  142. PTR_ERR(ib_mr), pd, mr_access_flags);
  143. return ib_mr;
  144. } /* end ehca_get_dma_mr() */
  145. /*----------------------------------------------------------------------*/
  146. struct ib_mr *ehca_reg_phys_mr(struct ib_pd *pd,
  147. struct ib_phys_buf *phys_buf_array,
  148. int num_phys_buf,
  149. int mr_access_flags,
  150. u64 *iova_start)
  151. {
  152. struct ib_mr *ib_mr;
  153. int ret;
  154. struct ehca_mr *e_mr;
  155. struct ehca_shca *shca =
  156. container_of(pd->device, struct ehca_shca, ib_device);
  157. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  158. u64 size;
  159. if ((num_phys_buf <= 0) || !phys_buf_array) {
  160. ehca_err(pd->device, "bad input values: num_phys_buf=%x "
  161. "phys_buf_array=%p", num_phys_buf, phys_buf_array);
  162. ib_mr = ERR_PTR(-EINVAL);
  163. goto reg_phys_mr_exit0;
  164. }
  165. if (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  166. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  167. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  168. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE))) {
  169. /*
  170. * Remote Write Access requires Local Write Access
  171. * Remote Atomic Access requires Local Write Access
  172. */
  173. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  174. mr_access_flags);
  175. ib_mr = ERR_PTR(-EINVAL);
  176. goto reg_phys_mr_exit0;
  177. }
  178. /* check physical buffer list and calculate size */
  179. ret = ehca_mr_chk_buf_and_calc_size(phys_buf_array, num_phys_buf,
  180. iova_start, &size);
  181. if (ret) {
  182. ib_mr = ERR_PTR(ret);
  183. goto reg_phys_mr_exit0;
  184. }
  185. if ((size == 0) ||
  186. (((u64)iova_start + size) < (u64)iova_start)) {
  187. ehca_err(pd->device, "bad input values: size=%lx iova_start=%p",
  188. size, iova_start);
  189. ib_mr = ERR_PTR(-EINVAL);
  190. goto reg_phys_mr_exit0;
  191. }
  192. e_mr = ehca_mr_new();
  193. if (!e_mr) {
  194. ehca_err(pd->device, "out of memory");
  195. ib_mr = ERR_PTR(-ENOMEM);
  196. goto reg_phys_mr_exit0;
  197. }
  198. /* register MR on HCA */
  199. if (ehca_mr_is_maxmr(size, iova_start)) {
  200. e_mr->flags |= EHCA_MR_FLAG_MAXMR;
  201. ret = ehca_reg_maxmr(shca, e_mr, iova_start, mr_access_flags,
  202. e_pd, &e_mr->ib.ib_mr.lkey,
  203. &e_mr->ib.ib_mr.rkey);
  204. if (ret) {
  205. ib_mr = ERR_PTR(ret);
  206. goto reg_phys_mr_exit1;
  207. }
  208. } else {
  209. struct ehca_mr_pginfo pginfo;
  210. u32 num_kpages;
  211. u32 num_hwpages;
  212. u64 hw_pgsize;
  213. num_kpages = NUM_CHUNKS(((u64)iova_start % PAGE_SIZE) + size,
  214. PAGE_SIZE);
  215. /* for kernel space we try most possible pgsize */
  216. hw_pgsize = ehca_get_max_hwpage_size(shca);
  217. num_hwpages = NUM_CHUNKS(((u64)iova_start % hw_pgsize) + size,
  218. hw_pgsize);
  219. memset(&pginfo, 0, sizeof(pginfo));
  220. pginfo.type = EHCA_MR_PGI_PHYS;
  221. pginfo.num_kpages = num_kpages;
  222. pginfo.hwpage_size = hw_pgsize;
  223. pginfo.num_hwpages = num_hwpages;
  224. pginfo.u.phy.num_phys_buf = num_phys_buf;
  225. pginfo.u.phy.phys_buf_array = phys_buf_array;
  226. pginfo.next_hwpage =
  227. ((u64)iova_start & ~(hw_pgsize - 1)) / hw_pgsize;
  228. ret = ehca_reg_mr(shca, e_mr, iova_start, size, mr_access_flags,
  229. e_pd, &pginfo, &e_mr->ib.ib_mr.lkey,
  230. &e_mr->ib.ib_mr.rkey);
  231. if (ret) {
  232. ib_mr = ERR_PTR(ret);
  233. goto reg_phys_mr_exit1;
  234. }
  235. }
  236. /* successful registration of all pages */
  237. return &e_mr->ib.ib_mr;
  238. reg_phys_mr_exit1:
  239. ehca_mr_delete(e_mr);
  240. reg_phys_mr_exit0:
  241. if (IS_ERR(ib_mr))
  242. ehca_err(pd->device, "rc=%lx pd=%p phys_buf_array=%p "
  243. "num_phys_buf=%x mr_access_flags=%x iova_start=%p",
  244. PTR_ERR(ib_mr), pd, phys_buf_array,
  245. num_phys_buf, mr_access_flags, iova_start);
  246. return ib_mr;
  247. } /* end ehca_reg_phys_mr() */
  248. /*----------------------------------------------------------------------*/
  249. struct ib_mr *ehca_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
  250. u64 virt, int mr_access_flags,
  251. struct ib_udata *udata)
  252. {
  253. struct ib_mr *ib_mr;
  254. struct ehca_mr *e_mr;
  255. struct ehca_shca *shca =
  256. container_of(pd->device, struct ehca_shca, ib_device);
  257. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  258. struct ehca_mr_pginfo pginfo;
  259. int ret;
  260. u32 num_kpages;
  261. u32 num_hwpages;
  262. u64 hwpage_size;
  263. if (!pd) {
  264. ehca_gen_err("bad pd=%p", pd);
  265. return ERR_PTR(-EFAULT);
  266. }
  267. if (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  268. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  269. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  270. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE))) {
  271. /*
  272. * Remote Write Access requires Local Write Access
  273. * Remote Atomic Access requires Local Write Access
  274. */
  275. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  276. mr_access_flags);
  277. ib_mr = ERR_PTR(-EINVAL);
  278. goto reg_user_mr_exit0;
  279. }
  280. if (length == 0 || virt + length < virt) {
  281. ehca_err(pd->device, "bad input values: length=%lx "
  282. "virt_base=%lx", length, virt);
  283. ib_mr = ERR_PTR(-EINVAL);
  284. goto reg_user_mr_exit0;
  285. }
  286. e_mr = ehca_mr_new();
  287. if (!e_mr) {
  288. ehca_err(pd->device, "out of memory");
  289. ib_mr = ERR_PTR(-ENOMEM);
  290. goto reg_user_mr_exit0;
  291. }
  292. e_mr->umem = ib_umem_get(pd->uobject->context, start, length,
  293. mr_access_flags);
  294. if (IS_ERR(e_mr->umem)) {
  295. ib_mr = (void *)e_mr->umem;
  296. goto reg_user_mr_exit1;
  297. }
  298. if (e_mr->umem->page_size != PAGE_SIZE) {
  299. ehca_err(pd->device, "page size not supported, "
  300. "e_mr->umem->page_size=%x", e_mr->umem->page_size);
  301. ib_mr = ERR_PTR(-EINVAL);
  302. goto reg_user_mr_exit2;
  303. }
  304. /* determine number of MR pages */
  305. num_kpages = NUM_CHUNKS((virt % PAGE_SIZE) + length, PAGE_SIZE);
  306. /* select proper hw_pgsize */
  307. if (ehca_mr_largepage &&
  308. (shca->hca_cap_mr_pgsize & HCA_CAP_MR_PGSIZE_16M)) {
  309. if (length <= EHCA_MR_PGSIZE4K
  310. && PAGE_SIZE == EHCA_MR_PGSIZE4K)
  311. hwpage_size = EHCA_MR_PGSIZE4K;
  312. else if (length <= EHCA_MR_PGSIZE64K)
  313. hwpage_size = EHCA_MR_PGSIZE64K;
  314. else if (length <= EHCA_MR_PGSIZE1M)
  315. hwpage_size = EHCA_MR_PGSIZE1M;
  316. else
  317. hwpage_size = EHCA_MR_PGSIZE16M;
  318. } else
  319. hwpage_size = EHCA_MR_PGSIZE4K;
  320. ehca_dbg(pd->device, "hwpage_size=%lx", hwpage_size);
  321. reg_user_mr_fallback:
  322. num_hwpages = NUM_CHUNKS((virt % hwpage_size) + length, hwpage_size);
  323. /* register MR on HCA */
  324. memset(&pginfo, 0, sizeof(pginfo));
  325. pginfo.type = EHCA_MR_PGI_USER;
  326. pginfo.hwpage_size = hwpage_size;
  327. pginfo.num_kpages = num_kpages;
  328. pginfo.num_hwpages = num_hwpages;
  329. pginfo.u.usr.region = e_mr->umem;
  330. pginfo.next_hwpage = e_mr->umem->offset / hwpage_size;
  331. pginfo.u.usr.next_chunk = list_prepare_entry(pginfo.u.usr.next_chunk,
  332. (&e_mr->umem->chunk_list),
  333. list);
  334. ret = ehca_reg_mr(shca, e_mr, (u64 *)virt, length, mr_access_flags,
  335. e_pd, &pginfo, &e_mr->ib.ib_mr.lkey,
  336. &e_mr->ib.ib_mr.rkey);
  337. if (ret == -EINVAL && pginfo.hwpage_size > PAGE_SIZE) {
  338. ehca_warn(pd->device, "failed to register mr "
  339. "with hwpage_size=%lx", hwpage_size);
  340. ehca_info(pd->device, "try to register mr with "
  341. "kpage_size=%lx", PAGE_SIZE);
  342. /*
  343. * this means kpages are not contiguous for a hw page
  344. * try kernel page size as fallback solution
  345. */
  346. hwpage_size = PAGE_SIZE;
  347. goto reg_user_mr_fallback;
  348. }
  349. if (ret) {
  350. ib_mr = ERR_PTR(ret);
  351. goto reg_user_mr_exit2;
  352. }
  353. /* successful registration of all pages */
  354. return &e_mr->ib.ib_mr;
  355. reg_user_mr_exit2:
  356. ib_umem_release(e_mr->umem);
  357. reg_user_mr_exit1:
  358. ehca_mr_delete(e_mr);
  359. reg_user_mr_exit0:
  360. if (IS_ERR(ib_mr))
  361. ehca_err(pd->device, "rc=%lx pd=%p mr_access_flags=%x"
  362. " udata=%p",
  363. PTR_ERR(ib_mr), pd, mr_access_flags, udata);
  364. return ib_mr;
  365. } /* end ehca_reg_user_mr() */
  366. /*----------------------------------------------------------------------*/
  367. int ehca_rereg_phys_mr(struct ib_mr *mr,
  368. int mr_rereg_mask,
  369. struct ib_pd *pd,
  370. struct ib_phys_buf *phys_buf_array,
  371. int num_phys_buf,
  372. int mr_access_flags,
  373. u64 *iova_start)
  374. {
  375. int ret;
  376. struct ehca_shca *shca =
  377. container_of(mr->device, struct ehca_shca, ib_device);
  378. struct ehca_mr *e_mr = container_of(mr, struct ehca_mr, ib.ib_mr);
  379. struct ehca_pd *my_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  380. u64 new_size;
  381. u64 *new_start;
  382. u32 new_acl;
  383. struct ehca_pd *new_pd;
  384. u32 tmp_lkey, tmp_rkey;
  385. unsigned long sl_flags;
  386. u32 num_kpages = 0;
  387. u32 num_hwpages = 0;
  388. struct ehca_mr_pginfo pginfo;
  389. u32 cur_pid = current->tgid;
  390. if (my_pd->ib_pd.uobject && my_pd->ib_pd.uobject->context &&
  391. (my_pd->ownpid != cur_pid)) {
  392. ehca_err(mr->device, "Invalid caller pid=%x ownpid=%x",
  393. cur_pid, my_pd->ownpid);
  394. ret = -EINVAL;
  395. goto rereg_phys_mr_exit0;
  396. }
  397. if (!(mr_rereg_mask & IB_MR_REREG_TRANS)) {
  398. /* TODO not supported, because PHYP rereg hCall needs pages */
  399. ehca_err(mr->device, "rereg without IB_MR_REREG_TRANS not "
  400. "supported yet, mr_rereg_mask=%x", mr_rereg_mask);
  401. ret = -EINVAL;
  402. goto rereg_phys_mr_exit0;
  403. }
  404. if (mr_rereg_mask & IB_MR_REREG_PD) {
  405. if (!pd) {
  406. ehca_err(mr->device, "rereg with bad pd, pd=%p "
  407. "mr_rereg_mask=%x", pd, mr_rereg_mask);
  408. ret = -EINVAL;
  409. goto rereg_phys_mr_exit0;
  410. }
  411. }
  412. if ((mr_rereg_mask &
  413. ~(IB_MR_REREG_TRANS | IB_MR_REREG_PD | IB_MR_REREG_ACCESS)) ||
  414. (mr_rereg_mask == 0)) {
  415. ret = -EINVAL;
  416. goto rereg_phys_mr_exit0;
  417. }
  418. /* check other parameters */
  419. if (e_mr == shca->maxmr) {
  420. /* should be impossible, however reject to be sure */
  421. ehca_err(mr->device, "rereg internal max-MR impossible, mr=%p "
  422. "shca->maxmr=%p mr->lkey=%x",
  423. mr, shca->maxmr, mr->lkey);
  424. ret = -EINVAL;
  425. goto rereg_phys_mr_exit0;
  426. }
  427. if (mr_rereg_mask & IB_MR_REREG_TRANS) { /* transl., i.e. addr/size */
  428. if (e_mr->flags & EHCA_MR_FLAG_FMR) {
  429. ehca_err(mr->device, "not supported for FMR, mr=%p "
  430. "flags=%x", mr, e_mr->flags);
  431. ret = -EINVAL;
  432. goto rereg_phys_mr_exit0;
  433. }
  434. if (!phys_buf_array || num_phys_buf <= 0) {
  435. ehca_err(mr->device, "bad input values mr_rereg_mask=%x"
  436. " phys_buf_array=%p num_phys_buf=%x",
  437. mr_rereg_mask, phys_buf_array, num_phys_buf);
  438. ret = -EINVAL;
  439. goto rereg_phys_mr_exit0;
  440. }
  441. }
  442. if ((mr_rereg_mask & IB_MR_REREG_ACCESS) && /* change ACL */
  443. (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  444. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  445. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  446. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)))) {
  447. /*
  448. * Remote Write Access requires Local Write Access
  449. * Remote Atomic Access requires Local Write Access
  450. */
  451. ehca_err(mr->device, "bad input values: mr_rereg_mask=%x "
  452. "mr_access_flags=%x", mr_rereg_mask, mr_access_flags);
  453. ret = -EINVAL;
  454. goto rereg_phys_mr_exit0;
  455. }
  456. /* set requested values dependent on rereg request */
  457. spin_lock_irqsave(&e_mr->mrlock, sl_flags);
  458. new_start = e_mr->start;
  459. new_size = e_mr->size;
  460. new_acl = e_mr->acl;
  461. new_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  462. if (mr_rereg_mask & IB_MR_REREG_TRANS) {
  463. u64 hw_pgsize = ehca_get_max_hwpage_size(shca);
  464. new_start = iova_start; /* change address */
  465. /* check physical buffer list and calculate size */
  466. ret = ehca_mr_chk_buf_and_calc_size(phys_buf_array,
  467. num_phys_buf, iova_start,
  468. &new_size);
  469. if (ret)
  470. goto rereg_phys_mr_exit1;
  471. if ((new_size == 0) ||
  472. (((u64)iova_start + new_size) < (u64)iova_start)) {
  473. ehca_err(mr->device, "bad input values: new_size=%lx "
  474. "iova_start=%p", new_size, iova_start);
  475. ret = -EINVAL;
  476. goto rereg_phys_mr_exit1;
  477. }
  478. num_kpages = NUM_CHUNKS(((u64)new_start % PAGE_SIZE) +
  479. new_size, PAGE_SIZE);
  480. num_hwpages = NUM_CHUNKS(((u64)new_start % hw_pgsize) +
  481. new_size, hw_pgsize);
  482. memset(&pginfo, 0, sizeof(pginfo));
  483. pginfo.type = EHCA_MR_PGI_PHYS;
  484. pginfo.num_kpages = num_kpages;
  485. pginfo.hwpage_size = hw_pgsize;
  486. pginfo.num_hwpages = num_hwpages;
  487. pginfo.u.phy.num_phys_buf = num_phys_buf;
  488. pginfo.u.phy.phys_buf_array = phys_buf_array;
  489. pginfo.next_hwpage =
  490. ((u64)iova_start & ~(hw_pgsize - 1)) / hw_pgsize;
  491. }
  492. if (mr_rereg_mask & IB_MR_REREG_ACCESS)
  493. new_acl = mr_access_flags;
  494. if (mr_rereg_mask & IB_MR_REREG_PD)
  495. new_pd = container_of(pd, struct ehca_pd, ib_pd);
  496. ret = ehca_rereg_mr(shca, e_mr, new_start, new_size, new_acl,
  497. new_pd, &pginfo, &tmp_lkey, &tmp_rkey);
  498. if (ret)
  499. goto rereg_phys_mr_exit1;
  500. /* successful reregistration */
  501. if (mr_rereg_mask & IB_MR_REREG_PD)
  502. mr->pd = pd;
  503. mr->lkey = tmp_lkey;
  504. mr->rkey = tmp_rkey;
  505. rereg_phys_mr_exit1:
  506. spin_unlock_irqrestore(&e_mr->mrlock, sl_flags);
  507. rereg_phys_mr_exit0:
  508. if (ret)
  509. ehca_err(mr->device, "ret=%x mr=%p mr_rereg_mask=%x pd=%p "
  510. "phys_buf_array=%p num_phys_buf=%x mr_access_flags=%x "
  511. "iova_start=%p",
  512. ret, mr, mr_rereg_mask, pd, phys_buf_array,
  513. num_phys_buf, mr_access_flags, iova_start);
  514. return ret;
  515. } /* end ehca_rereg_phys_mr() */
  516. /*----------------------------------------------------------------------*/
  517. int ehca_query_mr(struct ib_mr *mr, struct ib_mr_attr *mr_attr)
  518. {
  519. int ret = 0;
  520. u64 h_ret;
  521. struct ehca_shca *shca =
  522. container_of(mr->device, struct ehca_shca, ib_device);
  523. struct ehca_mr *e_mr = container_of(mr, struct ehca_mr, ib.ib_mr);
  524. struct ehca_pd *my_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  525. u32 cur_pid = current->tgid;
  526. unsigned long sl_flags;
  527. struct ehca_mr_hipzout_parms hipzout;
  528. if (my_pd->ib_pd.uobject && my_pd->ib_pd.uobject->context &&
  529. (my_pd->ownpid != cur_pid)) {
  530. ehca_err(mr->device, "Invalid caller pid=%x ownpid=%x",
  531. cur_pid, my_pd->ownpid);
  532. ret = -EINVAL;
  533. goto query_mr_exit0;
  534. }
  535. if ((e_mr->flags & EHCA_MR_FLAG_FMR)) {
  536. ehca_err(mr->device, "not supported for FMR, mr=%p e_mr=%p "
  537. "e_mr->flags=%x", mr, e_mr, e_mr->flags);
  538. ret = -EINVAL;
  539. goto query_mr_exit0;
  540. }
  541. memset(mr_attr, 0, sizeof(struct ib_mr_attr));
  542. spin_lock_irqsave(&e_mr->mrlock, sl_flags);
  543. h_ret = hipz_h_query_mr(shca->ipz_hca_handle, e_mr, &hipzout);
  544. if (h_ret != H_SUCCESS) {
  545. ehca_err(mr->device, "hipz_mr_query failed, h_ret=%lx mr=%p "
  546. "hca_hndl=%lx mr_hndl=%lx lkey=%x",
  547. h_ret, mr, shca->ipz_hca_handle.handle,
  548. e_mr->ipz_mr_handle.handle, mr->lkey);
  549. ret = ehca2ib_return_code(h_ret);
  550. goto query_mr_exit1;
  551. }
  552. mr_attr->pd = mr->pd;
  553. mr_attr->device_virt_addr = hipzout.vaddr;
  554. mr_attr->size = hipzout.len;
  555. mr_attr->lkey = hipzout.lkey;
  556. mr_attr->rkey = hipzout.rkey;
  557. ehca_mrmw_reverse_map_acl(&hipzout.acl, &mr_attr->mr_access_flags);
  558. query_mr_exit1:
  559. spin_unlock_irqrestore(&e_mr->mrlock, sl_flags);
  560. query_mr_exit0:
  561. if (ret)
  562. ehca_err(mr->device, "ret=%x mr=%p mr_attr=%p",
  563. ret, mr, mr_attr);
  564. return ret;
  565. } /* end ehca_query_mr() */
  566. /*----------------------------------------------------------------------*/
  567. int ehca_dereg_mr(struct ib_mr *mr)
  568. {
  569. int ret = 0;
  570. u64 h_ret;
  571. struct ehca_shca *shca =
  572. container_of(mr->device, struct ehca_shca, ib_device);
  573. struct ehca_mr *e_mr = container_of(mr, struct ehca_mr, ib.ib_mr);
  574. struct ehca_pd *my_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  575. u32 cur_pid = current->tgid;
  576. if (my_pd->ib_pd.uobject && my_pd->ib_pd.uobject->context &&
  577. (my_pd->ownpid != cur_pid)) {
  578. ehca_err(mr->device, "Invalid caller pid=%x ownpid=%x",
  579. cur_pid, my_pd->ownpid);
  580. ret = -EINVAL;
  581. goto dereg_mr_exit0;
  582. }
  583. if ((e_mr->flags & EHCA_MR_FLAG_FMR)) {
  584. ehca_err(mr->device, "not supported for FMR, mr=%p e_mr=%p "
  585. "e_mr->flags=%x", mr, e_mr, e_mr->flags);
  586. ret = -EINVAL;
  587. goto dereg_mr_exit0;
  588. } else if (e_mr == shca->maxmr) {
  589. /* should be impossible, however reject to be sure */
  590. ehca_err(mr->device, "dereg internal max-MR impossible, mr=%p "
  591. "shca->maxmr=%p mr->lkey=%x",
  592. mr, shca->maxmr, mr->lkey);
  593. ret = -EINVAL;
  594. goto dereg_mr_exit0;
  595. }
  596. /* TODO: BUSY: MR still has bound window(s) */
  597. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_mr);
  598. if (h_ret != H_SUCCESS) {
  599. ehca_err(mr->device, "hipz_free_mr failed, h_ret=%lx shca=%p "
  600. "e_mr=%p hca_hndl=%lx mr_hndl=%lx mr->lkey=%x",
  601. h_ret, shca, e_mr, shca->ipz_hca_handle.handle,
  602. e_mr->ipz_mr_handle.handle, mr->lkey);
  603. ret = ehca2ib_return_code(h_ret);
  604. goto dereg_mr_exit0;
  605. }
  606. if (e_mr->umem)
  607. ib_umem_release(e_mr->umem);
  608. /* successful deregistration */
  609. ehca_mr_delete(e_mr);
  610. dereg_mr_exit0:
  611. if (ret)
  612. ehca_err(mr->device, "ret=%x mr=%p", ret, mr);
  613. return ret;
  614. } /* end ehca_dereg_mr() */
  615. /*----------------------------------------------------------------------*/
  616. struct ib_mw *ehca_alloc_mw(struct ib_pd *pd)
  617. {
  618. struct ib_mw *ib_mw;
  619. u64 h_ret;
  620. struct ehca_mw *e_mw;
  621. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  622. struct ehca_shca *shca =
  623. container_of(pd->device, struct ehca_shca, ib_device);
  624. struct ehca_mw_hipzout_parms hipzout;
  625. e_mw = ehca_mw_new();
  626. if (!e_mw) {
  627. ib_mw = ERR_PTR(-ENOMEM);
  628. goto alloc_mw_exit0;
  629. }
  630. h_ret = hipz_h_alloc_resource_mw(shca->ipz_hca_handle, e_mw,
  631. e_pd->fw_pd, &hipzout);
  632. if (h_ret != H_SUCCESS) {
  633. ehca_err(pd->device, "hipz_mw_allocate failed, h_ret=%lx "
  634. "shca=%p hca_hndl=%lx mw=%p",
  635. h_ret, shca, shca->ipz_hca_handle.handle, e_mw);
  636. ib_mw = ERR_PTR(ehca2ib_return_code(h_ret));
  637. goto alloc_mw_exit1;
  638. }
  639. /* successful MW allocation */
  640. e_mw->ipz_mw_handle = hipzout.handle;
  641. e_mw->ib_mw.rkey = hipzout.rkey;
  642. return &e_mw->ib_mw;
  643. alloc_mw_exit1:
  644. ehca_mw_delete(e_mw);
  645. alloc_mw_exit0:
  646. if (IS_ERR(ib_mw))
  647. ehca_err(pd->device, "rc=%lx pd=%p", PTR_ERR(ib_mw), pd);
  648. return ib_mw;
  649. } /* end ehca_alloc_mw() */
  650. /*----------------------------------------------------------------------*/
  651. int ehca_bind_mw(struct ib_qp *qp,
  652. struct ib_mw *mw,
  653. struct ib_mw_bind *mw_bind)
  654. {
  655. /* TODO: not supported up to now */
  656. ehca_gen_err("bind MW currently not supported by HCAD");
  657. return -EPERM;
  658. } /* end ehca_bind_mw() */
  659. /*----------------------------------------------------------------------*/
  660. int ehca_dealloc_mw(struct ib_mw *mw)
  661. {
  662. u64 h_ret;
  663. struct ehca_shca *shca =
  664. container_of(mw->device, struct ehca_shca, ib_device);
  665. struct ehca_mw *e_mw = container_of(mw, struct ehca_mw, ib_mw);
  666. h_ret = hipz_h_free_resource_mw(shca->ipz_hca_handle, e_mw);
  667. if (h_ret != H_SUCCESS) {
  668. ehca_err(mw->device, "hipz_free_mw failed, h_ret=%lx shca=%p "
  669. "mw=%p rkey=%x hca_hndl=%lx mw_hndl=%lx",
  670. h_ret, shca, mw, mw->rkey, shca->ipz_hca_handle.handle,
  671. e_mw->ipz_mw_handle.handle);
  672. return ehca2ib_return_code(h_ret);
  673. }
  674. /* successful deallocation */
  675. ehca_mw_delete(e_mw);
  676. return 0;
  677. } /* end ehca_dealloc_mw() */
  678. /*----------------------------------------------------------------------*/
  679. struct ib_fmr *ehca_alloc_fmr(struct ib_pd *pd,
  680. int mr_access_flags,
  681. struct ib_fmr_attr *fmr_attr)
  682. {
  683. struct ib_fmr *ib_fmr;
  684. struct ehca_shca *shca =
  685. container_of(pd->device, struct ehca_shca, ib_device);
  686. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  687. struct ehca_mr *e_fmr;
  688. int ret;
  689. u32 tmp_lkey, tmp_rkey;
  690. struct ehca_mr_pginfo pginfo;
  691. u64 hw_pgsize;
  692. /* check other parameters */
  693. if (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  694. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  695. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  696. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE))) {
  697. /*
  698. * Remote Write Access requires Local Write Access
  699. * Remote Atomic Access requires Local Write Access
  700. */
  701. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  702. mr_access_flags);
  703. ib_fmr = ERR_PTR(-EINVAL);
  704. goto alloc_fmr_exit0;
  705. }
  706. if (mr_access_flags & IB_ACCESS_MW_BIND) {
  707. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  708. mr_access_flags);
  709. ib_fmr = ERR_PTR(-EINVAL);
  710. goto alloc_fmr_exit0;
  711. }
  712. if ((fmr_attr->max_pages == 0) || (fmr_attr->max_maps == 0)) {
  713. ehca_err(pd->device, "bad input values: fmr_attr->max_pages=%x "
  714. "fmr_attr->max_maps=%x fmr_attr->page_shift=%x",
  715. fmr_attr->max_pages, fmr_attr->max_maps,
  716. fmr_attr->page_shift);
  717. ib_fmr = ERR_PTR(-EINVAL);
  718. goto alloc_fmr_exit0;
  719. }
  720. hw_pgsize = ehca_get_max_hwpage_size(shca);
  721. if ((1 << fmr_attr->page_shift) != hw_pgsize) {
  722. ehca_err(pd->device, "unsupported fmr_attr->page_shift=%x",
  723. fmr_attr->page_shift);
  724. ib_fmr = ERR_PTR(-EINVAL);
  725. goto alloc_fmr_exit0;
  726. }
  727. e_fmr = ehca_mr_new();
  728. if (!e_fmr) {
  729. ib_fmr = ERR_PTR(-ENOMEM);
  730. goto alloc_fmr_exit0;
  731. }
  732. e_fmr->flags |= EHCA_MR_FLAG_FMR;
  733. /* register MR on HCA */
  734. memset(&pginfo, 0, sizeof(pginfo));
  735. /*
  736. * pginfo.num_hwpages==0, ie register_rpages() will not be called
  737. * but deferred to map_phys_fmr()
  738. */
  739. ret = ehca_reg_mr(shca, e_fmr, NULL,
  740. fmr_attr->max_pages * (1 << fmr_attr->page_shift),
  741. mr_access_flags, e_pd, &pginfo,
  742. &tmp_lkey, &tmp_rkey);
  743. if (ret) {
  744. ib_fmr = ERR_PTR(ret);
  745. goto alloc_fmr_exit1;
  746. }
  747. /* successful */
  748. e_fmr->hwpage_size = hw_pgsize;
  749. e_fmr->fmr_page_size = 1 << fmr_attr->page_shift;
  750. e_fmr->fmr_max_pages = fmr_attr->max_pages;
  751. e_fmr->fmr_max_maps = fmr_attr->max_maps;
  752. e_fmr->fmr_map_cnt = 0;
  753. return &e_fmr->ib.ib_fmr;
  754. alloc_fmr_exit1:
  755. ehca_mr_delete(e_fmr);
  756. alloc_fmr_exit0:
  757. if (IS_ERR(ib_fmr))
  758. ehca_err(pd->device, "rc=%lx pd=%p mr_access_flags=%x "
  759. "fmr_attr=%p", PTR_ERR(ib_fmr), pd,
  760. mr_access_flags, fmr_attr);
  761. return ib_fmr;
  762. } /* end ehca_alloc_fmr() */
  763. /*----------------------------------------------------------------------*/
  764. int ehca_map_phys_fmr(struct ib_fmr *fmr,
  765. u64 *page_list,
  766. int list_len,
  767. u64 iova)
  768. {
  769. int ret;
  770. struct ehca_shca *shca =
  771. container_of(fmr->device, struct ehca_shca, ib_device);
  772. struct ehca_mr *e_fmr = container_of(fmr, struct ehca_mr, ib.ib_fmr);
  773. struct ehca_pd *e_pd = container_of(fmr->pd, struct ehca_pd, ib_pd);
  774. struct ehca_mr_pginfo pginfo;
  775. u32 tmp_lkey, tmp_rkey;
  776. if (!(e_fmr->flags & EHCA_MR_FLAG_FMR)) {
  777. ehca_err(fmr->device, "not a FMR, e_fmr=%p e_fmr->flags=%x",
  778. e_fmr, e_fmr->flags);
  779. ret = -EINVAL;
  780. goto map_phys_fmr_exit0;
  781. }
  782. ret = ehca_fmr_check_page_list(e_fmr, page_list, list_len);
  783. if (ret)
  784. goto map_phys_fmr_exit0;
  785. if (iova % e_fmr->fmr_page_size) {
  786. /* only whole-numbered pages */
  787. ehca_err(fmr->device, "bad iova, iova=%lx fmr_page_size=%x",
  788. iova, e_fmr->fmr_page_size);
  789. ret = -EINVAL;
  790. goto map_phys_fmr_exit0;
  791. }
  792. if (e_fmr->fmr_map_cnt >= e_fmr->fmr_max_maps) {
  793. /* HCAD does not limit the maps, however trace this anyway */
  794. ehca_info(fmr->device, "map limit exceeded, fmr=%p "
  795. "e_fmr->fmr_map_cnt=%x e_fmr->fmr_max_maps=%x",
  796. fmr, e_fmr->fmr_map_cnt, e_fmr->fmr_max_maps);
  797. }
  798. memset(&pginfo, 0, sizeof(pginfo));
  799. pginfo.type = EHCA_MR_PGI_FMR;
  800. pginfo.num_kpages = list_len;
  801. pginfo.hwpage_size = e_fmr->hwpage_size;
  802. pginfo.num_hwpages =
  803. list_len * e_fmr->fmr_page_size / pginfo.hwpage_size;
  804. pginfo.u.fmr.page_list = page_list;
  805. pginfo.next_hwpage =
  806. (iova & (e_fmr->fmr_page_size-1)) / pginfo.hwpage_size;
  807. pginfo.u.fmr.fmr_pgsize = e_fmr->fmr_page_size;
  808. ret = ehca_rereg_mr(shca, e_fmr, (u64 *)iova,
  809. list_len * e_fmr->fmr_page_size,
  810. e_fmr->acl, e_pd, &pginfo, &tmp_lkey, &tmp_rkey);
  811. if (ret)
  812. goto map_phys_fmr_exit0;
  813. /* successful reregistration */
  814. e_fmr->fmr_map_cnt++;
  815. e_fmr->ib.ib_fmr.lkey = tmp_lkey;
  816. e_fmr->ib.ib_fmr.rkey = tmp_rkey;
  817. return 0;
  818. map_phys_fmr_exit0:
  819. if (ret)
  820. ehca_err(fmr->device, "ret=%x fmr=%p page_list=%p list_len=%x "
  821. "iova=%lx", ret, fmr, page_list, list_len, iova);
  822. return ret;
  823. } /* end ehca_map_phys_fmr() */
  824. /*----------------------------------------------------------------------*/
  825. int ehca_unmap_fmr(struct list_head *fmr_list)
  826. {
  827. int ret = 0;
  828. struct ib_fmr *ib_fmr;
  829. struct ehca_shca *shca = NULL;
  830. struct ehca_shca *prev_shca;
  831. struct ehca_mr *e_fmr;
  832. u32 num_fmr = 0;
  833. u32 unmap_fmr_cnt = 0;
  834. /* check all FMR belong to same SHCA, and check internal flag */
  835. list_for_each_entry(ib_fmr, fmr_list, list) {
  836. prev_shca = shca;
  837. if (!ib_fmr) {
  838. ehca_gen_err("bad fmr=%p in list", ib_fmr);
  839. ret = -EINVAL;
  840. goto unmap_fmr_exit0;
  841. }
  842. shca = container_of(ib_fmr->device, struct ehca_shca,
  843. ib_device);
  844. e_fmr = container_of(ib_fmr, struct ehca_mr, ib.ib_fmr);
  845. if ((shca != prev_shca) && prev_shca) {
  846. ehca_err(&shca->ib_device, "SHCA mismatch, shca=%p "
  847. "prev_shca=%p e_fmr=%p",
  848. shca, prev_shca, e_fmr);
  849. ret = -EINVAL;
  850. goto unmap_fmr_exit0;
  851. }
  852. if (!(e_fmr->flags & EHCA_MR_FLAG_FMR)) {
  853. ehca_err(&shca->ib_device, "not a FMR, e_fmr=%p "
  854. "e_fmr->flags=%x", e_fmr, e_fmr->flags);
  855. ret = -EINVAL;
  856. goto unmap_fmr_exit0;
  857. }
  858. num_fmr++;
  859. }
  860. /* loop over all FMRs to unmap */
  861. list_for_each_entry(ib_fmr, fmr_list, list) {
  862. unmap_fmr_cnt++;
  863. e_fmr = container_of(ib_fmr, struct ehca_mr, ib.ib_fmr);
  864. shca = container_of(ib_fmr->device, struct ehca_shca,
  865. ib_device);
  866. ret = ehca_unmap_one_fmr(shca, e_fmr);
  867. if (ret) {
  868. /* unmap failed, stop unmapping of rest of FMRs */
  869. ehca_err(&shca->ib_device, "unmap of one FMR failed, "
  870. "stop rest, e_fmr=%p num_fmr=%x "
  871. "unmap_fmr_cnt=%x lkey=%x", e_fmr, num_fmr,
  872. unmap_fmr_cnt, e_fmr->ib.ib_fmr.lkey);
  873. goto unmap_fmr_exit0;
  874. }
  875. }
  876. unmap_fmr_exit0:
  877. if (ret)
  878. ehca_gen_err("ret=%x fmr_list=%p num_fmr=%x unmap_fmr_cnt=%x",
  879. ret, fmr_list, num_fmr, unmap_fmr_cnt);
  880. return ret;
  881. } /* end ehca_unmap_fmr() */
  882. /*----------------------------------------------------------------------*/
  883. int ehca_dealloc_fmr(struct ib_fmr *fmr)
  884. {
  885. int ret;
  886. u64 h_ret;
  887. struct ehca_shca *shca =
  888. container_of(fmr->device, struct ehca_shca, ib_device);
  889. struct ehca_mr *e_fmr = container_of(fmr, struct ehca_mr, ib.ib_fmr);
  890. if (!(e_fmr->flags & EHCA_MR_FLAG_FMR)) {
  891. ehca_err(fmr->device, "not a FMR, e_fmr=%p e_fmr->flags=%x",
  892. e_fmr, e_fmr->flags);
  893. ret = -EINVAL;
  894. goto free_fmr_exit0;
  895. }
  896. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_fmr);
  897. if (h_ret != H_SUCCESS) {
  898. ehca_err(fmr->device, "hipz_free_mr failed, h_ret=%lx e_fmr=%p "
  899. "hca_hndl=%lx fmr_hndl=%lx fmr->lkey=%x",
  900. h_ret, e_fmr, shca->ipz_hca_handle.handle,
  901. e_fmr->ipz_mr_handle.handle, fmr->lkey);
  902. ret = ehca2ib_return_code(h_ret);
  903. goto free_fmr_exit0;
  904. }
  905. /* successful deregistration */
  906. ehca_mr_delete(e_fmr);
  907. return 0;
  908. free_fmr_exit0:
  909. if (ret)
  910. ehca_err(&shca->ib_device, "ret=%x fmr=%p", ret, fmr);
  911. return ret;
  912. } /* end ehca_dealloc_fmr() */
  913. /*----------------------------------------------------------------------*/
  914. int ehca_reg_mr(struct ehca_shca *shca,
  915. struct ehca_mr *e_mr,
  916. u64 *iova_start,
  917. u64 size,
  918. int acl,
  919. struct ehca_pd *e_pd,
  920. struct ehca_mr_pginfo *pginfo,
  921. u32 *lkey, /*OUT*/
  922. u32 *rkey) /*OUT*/
  923. {
  924. int ret;
  925. u64 h_ret;
  926. u32 hipz_acl;
  927. struct ehca_mr_hipzout_parms hipzout;
  928. ehca_mrmw_map_acl(acl, &hipz_acl);
  929. ehca_mrmw_set_pgsize_hipz_acl(pginfo->hwpage_size, &hipz_acl);
  930. if (ehca_use_hp_mr == 1)
  931. hipz_acl |= 0x00000001;
  932. h_ret = hipz_h_alloc_resource_mr(shca->ipz_hca_handle, e_mr,
  933. (u64)iova_start, size, hipz_acl,
  934. e_pd->fw_pd, &hipzout);
  935. if (h_ret != H_SUCCESS) {
  936. ehca_err(&shca->ib_device, "hipz_alloc_mr failed, h_ret=%lx "
  937. "hca_hndl=%lx", h_ret, shca->ipz_hca_handle.handle);
  938. ret = ehca2ib_return_code(h_ret);
  939. goto ehca_reg_mr_exit0;
  940. }
  941. e_mr->ipz_mr_handle = hipzout.handle;
  942. ret = ehca_reg_mr_rpages(shca, e_mr, pginfo);
  943. if (ret)
  944. goto ehca_reg_mr_exit1;
  945. /* successful registration */
  946. e_mr->num_kpages = pginfo->num_kpages;
  947. e_mr->num_hwpages = pginfo->num_hwpages;
  948. e_mr->hwpage_size = pginfo->hwpage_size;
  949. e_mr->start = iova_start;
  950. e_mr->size = size;
  951. e_mr->acl = acl;
  952. *lkey = hipzout.lkey;
  953. *rkey = hipzout.rkey;
  954. return 0;
  955. ehca_reg_mr_exit1:
  956. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_mr);
  957. if (h_ret != H_SUCCESS) {
  958. ehca_err(&shca->ib_device, "h_ret=%lx shca=%p e_mr=%p "
  959. "iova_start=%p size=%lx acl=%x e_pd=%p lkey=%x "
  960. "pginfo=%p num_kpages=%lx num_hwpages=%lx ret=%x",
  961. h_ret, shca, e_mr, iova_start, size, acl, e_pd,
  962. hipzout.lkey, pginfo, pginfo->num_kpages,
  963. pginfo->num_hwpages, ret);
  964. ehca_err(&shca->ib_device, "internal error in ehca_reg_mr, "
  965. "not recoverable");
  966. }
  967. ehca_reg_mr_exit0:
  968. if (ret)
  969. ehca_err(&shca->ib_device, "ret=%x shca=%p e_mr=%p "
  970. "iova_start=%p size=%lx acl=%x e_pd=%p pginfo=%p "
  971. "num_kpages=%lx num_hwpages=%lx",
  972. ret, shca, e_mr, iova_start, size, acl, e_pd, pginfo,
  973. pginfo->num_kpages, pginfo->num_hwpages);
  974. return ret;
  975. } /* end ehca_reg_mr() */
  976. /*----------------------------------------------------------------------*/
  977. int ehca_reg_mr_rpages(struct ehca_shca *shca,
  978. struct ehca_mr *e_mr,
  979. struct ehca_mr_pginfo *pginfo)
  980. {
  981. int ret = 0;
  982. u64 h_ret;
  983. u32 rnum;
  984. u64 rpage;
  985. u32 i;
  986. u64 *kpage;
  987. if (!pginfo->num_hwpages) /* in case of fmr */
  988. return 0;
  989. kpage = ehca_alloc_fw_ctrlblock(GFP_KERNEL);
  990. if (!kpage) {
  991. ehca_err(&shca->ib_device, "kpage alloc failed");
  992. ret = -ENOMEM;
  993. goto ehca_reg_mr_rpages_exit0;
  994. }
  995. /* max MAX_RPAGES ehca mr pages per register call */
  996. for (i = 0; i < NUM_CHUNKS(pginfo->num_hwpages, MAX_RPAGES); i++) {
  997. if (i == NUM_CHUNKS(pginfo->num_hwpages, MAX_RPAGES) - 1) {
  998. rnum = pginfo->num_hwpages % MAX_RPAGES; /* last shot */
  999. if (rnum == 0)
  1000. rnum = MAX_RPAGES; /* last shot is full */
  1001. } else
  1002. rnum = MAX_RPAGES;
  1003. ret = ehca_set_pagebuf(pginfo, rnum, kpage);
  1004. if (ret) {
  1005. ehca_err(&shca->ib_device, "ehca_set_pagebuf "
  1006. "bad rc, ret=%x rnum=%x kpage=%p",
  1007. ret, rnum, kpage);
  1008. goto ehca_reg_mr_rpages_exit1;
  1009. }
  1010. if (rnum > 1) {
  1011. rpage = virt_to_abs(kpage);
  1012. if (!rpage) {
  1013. ehca_err(&shca->ib_device, "kpage=%p i=%x",
  1014. kpage, i);
  1015. ret = -EFAULT;
  1016. goto ehca_reg_mr_rpages_exit1;
  1017. }
  1018. } else
  1019. rpage = *kpage;
  1020. h_ret = hipz_h_register_rpage_mr(
  1021. shca->ipz_hca_handle, e_mr,
  1022. ehca_encode_hwpage_size(pginfo->hwpage_size),
  1023. 0, rpage, rnum);
  1024. if (i == NUM_CHUNKS(pginfo->num_hwpages, MAX_RPAGES) - 1) {
  1025. /*
  1026. * check for 'registration complete'==H_SUCCESS
  1027. * and for 'page registered'==H_PAGE_REGISTERED
  1028. */
  1029. if (h_ret != H_SUCCESS) {
  1030. ehca_err(&shca->ib_device, "last "
  1031. "hipz_reg_rpage_mr failed, h_ret=%lx "
  1032. "e_mr=%p i=%x hca_hndl=%lx mr_hndl=%lx"
  1033. " lkey=%x", h_ret, e_mr, i,
  1034. shca->ipz_hca_handle.handle,
  1035. e_mr->ipz_mr_handle.handle,
  1036. e_mr->ib.ib_mr.lkey);
  1037. ret = ehca2ib_return_code(h_ret);
  1038. break;
  1039. } else
  1040. ret = 0;
  1041. } else if (h_ret != H_PAGE_REGISTERED) {
  1042. ehca_err(&shca->ib_device, "hipz_reg_rpage_mr failed, "
  1043. "h_ret=%lx e_mr=%p i=%x lkey=%x hca_hndl=%lx "
  1044. "mr_hndl=%lx", h_ret, e_mr, i,
  1045. e_mr->ib.ib_mr.lkey,
  1046. shca->ipz_hca_handle.handle,
  1047. e_mr->ipz_mr_handle.handle);
  1048. ret = ehca2ib_return_code(h_ret);
  1049. break;
  1050. } else
  1051. ret = 0;
  1052. } /* end for(i) */
  1053. ehca_reg_mr_rpages_exit1:
  1054. ehca_free_fw_ctrlblock(kpage);
  1055. ehca_reg_mr_rpages_exit0:
  1056. if (ret)
  1057. ehca_err(&shca->ib_device, "ret=%x shca=%p e_mr=%p pginfo=%p "
  1058. "num_kpages=%lx num_hwpages=%lx", ret, shca, e_mr,
  1059. pginfo, pginfo->num_kpages, pginfo->num_hwpages);
  1060. return ret;
  1061. } /* end ehca_reg_mr_rpages() */
  1062. /*----------------------------------------------------------------------*/
  1063. inline int ehca_rereg_mr_rereg1(struct ehca_shca *shca,
  1064. struct ehca_mr *e_mr,
  1065. u64 *iova_start,
  1066. u64 size,
  1067. u32 acl,
  1068. struct ehca_pd *e_pd,
  1069. struct ehca_mr_pginfo *pginfo,
  1070. u32 *lkey, /*OUT*/
  1071. u32 *rkey) /*OUT*/
  1072. {
  1073. int ret;
  1074. u64 h_ret;
  1075. u32 hipz_acl;
  1076. u64 *kpage;
  1077. u64 rpage;
  1078. struct ehca_mr_pginfo pginfo_save;
  1079. struct ehca_mr_hipzout_parms hipzout;
  1080. ehca_mrmw_map_acl(acl, &hipz_acl);
  1081. ehca_mrmw_set_pgsize_hipz_acl(pginfo->hwpage_size, &hipz_acl);
  1082. kpage = ehca_alloc_fw_ctrlblock(GFP_KERNEL);
  1083. if (!kpage) {
  1084. ehca_err(&shca->ib_device, "kpage alloc failed");
  1085. ret = -ENOMEM;
  1086. goto ehca_rereg_mr_rereg1_exit0;
  1087. }
  1088. pginfo_save = *pginfo;
  1089. ret = ehca_set_pagebuf(pginfo, pginfo->num_hwpages, kpage);
  1090. if (ret) {
  1091. ehca_err(&shca->ib_device, "set pagebuf failed, e_mr=%p "
  1092. "pginfo=%p type=%x num_kpages=%lx num_hwpages=%lx "
  1093. "kpage=%p", e_mr, pginfo, pginfo->type,
  1094. pginfo->num_kpages, pginfo->num_hwpages, kpage);
  1095. goto ehca_rereg_mr_rereg1_exit1;
  1096. }
  1097. rpage = virt_to_abs(kpage);
  1098. if (!rpage) {
  1099. ehca_err(&shca->ib_device, "kpage=%p", kpage);
  1100. ret = -EFAULT;
  1101. goto ehca_rereg_mr_rereg1_exit1;
  1102. }
  1103. h_ret = hipz_h_reregister_pmr(shca->ipz_hca_handle, e_mr,
  1104. (u64)iova_start, size, hipz_acl,
  1105. e_pd->fw_pd, rpage, &hipzout);
  1106. if (h_ret != H_SUCCESS) {
  1107. /*
  1108. * reregistration unsuccessful, try it again with the 3 hCalls,
  1109. * e.g. this is required in case H_MR_CONDITION
  1110. * (MW bound or MR is shared)
  1111. */
  1112. ehca_warn(&shca->ib_device, "hipz_h_reregister_pmr failed "
  1113. "(Rereg1), h_ret=%lx e_mr=%p", h_ret, e_mr);
  1114. *pginfo = pginfo_save;
  1115. ret = -EAGAIN;
  1116. } else if ((u64 *)hipzout.vaddr != iova_start) {
  1117. ehca_err(&shca->ib_device, "PHYP changed iova_start in "
  1118. "rereg_pmr, iova_start=%p iova_start_out=%lx e_mr=%p "
  1119. "mr_handle=%lx lkey=%x lkey_out=%x", iova_start,
  1120. hipzout.vaddr, e_mr, e_mr->ipz_mr_handle.handle,
  1121. e_mr->ib.ib_mr.lkey, hipzout.lkey);
  1122. ret = -EFAULT;
  1123. } else {
  1124. /*
  1125. * successful reregistration
  1126. * note: start and start_out are identical for eServer HCAs
  1127. */
  1128. e_mr->num_kpages = pginfo->num_kpages;
  1129. e_mr->num_hwpages = pginfo->num_hwpages;
  1130. e_mr->hwpage_size = pginfo->hwpage_size;
  1131. e_mr->start = iova_start;
  1132. e_mr->size = size;
  1133. e_mr->acl = acl;
  1134. *lkey = hipzout.lkey;
  1135. *rkey = hipzout.rkey;
  1136. }
  1137. ehca_rereg_mr_rereg1_exit1:
  1138. ehca_free_fw_ctrlblock(kpage);
  1139. ehca_rereg_mr_rereg1_exit0:
  1140. if ( ret && (ret != -EAGAIN) )
  1141. ehca_err(&shca->ib_device, "ret=%x lkey=%x rkey=%x "
  1142. "pginfo=%p num_kpages=%lx num_hwpages=%lx",
  1143. ret, *lkey, *rkey, pginfo, pginfo->num_kpages,
  1144. pginfo->num_hwpages);
  1145. return ret;
  1146. } /* end ehca_rereg_mr_rereg1() */
  1147. /*----------------------------------------------------------------------*/
  1148. int ehca_rereg_mr(struct ehca_shca *shca,
  1149. struct ehca_mr *e_mr,
  1150. u64 *iova_start,
  1151. u64 size,
  1152. int acl,
  1153. struct ehca_pd *e_pd,
  1154. struct ehca_mr_pginfo *pginfo,
  1155. u32 *lkey,
  1156. u32 *rkey)
  1157. {
  1158. int ret = 0;
  1159. u64 h_ret;
  1160. int rereg_1_hcall = 1; /* 1: use hipz_h_reregister_pmr directly */
  1161. int rereg_3_hcall = 0; /* 1: use 3 hipz calls for reregistration */
  1162. /* first determine reregistration hCall(s) */
  1163. if ((pginfo->num_hwpages > MAX_RPAGES) ||
  1164. (e_mr->num_hwpages > MAX_RPAGES) ||
  1165. (pginfo->num_hwpages > e_mr->num_hwpages)) {
  1166. ehca_dbg(&shca->ib_device, "Rereg3 case, "
  1167. "pginfo->num_hwpages=%lx e_mr->num_hwpages=%x",
  1168. pginfo->num_hwpages, e_mr->num_hwpages);
  1169. rereg_1_hcall = 0;
  1170. rereg_3_hcall = 1;
  1171. }
  1172. if (e_mr->flags & EHCA_MR_FLAG_MAXMR) { /* check for max-MR */
  1173. rereg_1_hcall = 0;
  1174. rereg_3_hcall = 1;
  1175. e_mr->flags &= ~EHCA_MR_FLAG_MAXMR;
  1176. ehca_err(&shca->ib_device, "Rereg MR for max-MR! e_mr=%p",
  1177. e_mr);
  1178. }
  1179. if (rereg_1_hcall) {
  1180. ret = ehca_rereg_mr_rereg1(shca, e_mr, iova_start, size,
  1181. acl, e_pd, pginfo, lkey, rkey);
  1182. if (ret) {
  1183. if (ret == -EAGAIN)
  1184. rereg_3_hcall = 1;
  1185. else
  1186. goto ehca_rereg_mr_exit0;
  1187. }
  1188. }
  1189. if (rereg_3_hcall) {
  1190. struct ehca_mr save_mr;
  1191. /* first deregister old MR */
  1192. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_mr);
  1193. if (h_ret != H_SUCCESS) {
  1194. ehca_err(&shca->ib_device, "hipz_free_mr failed, "
  1195. "h_ret=%lx e_mr=%p hca_hndl=%lx mr_hndl=%lx "
  1196. "mr->lkey=%x",
  1197. h_ret, e_mr, shca->ipz_hca_handle.handle,
  1198. e_mr->ipz_mr_handle.handle,
  1199. e_mr->ib.ib_mr.lkey);
  1200. ret = ehca2ib_return_code(h_ret);
  1201. goto ehca_rereg_mr_exit0;
  1202. }
  1203. /* clean ehca_mr_t, without changing struct ib_mr and lock */
  1204. save_mr = *e_mr;
  1205. ehca_mr_deletenew(e_mr);
  1206. /* set some MR values */
  1207. e_mr->flags = save_mr.flags;
  1208. e_mr->hwpage_size = save_mr.hwpage_size;
  1209. e_mr->fmr_page_size = save_mr.fmr_page_size;
  1210. e_mr->fmr_max_pages = save_mr.fmr_max_pages;
  1211. e_mr->fmr_max_maps = save_mr.fmr_max_maps;
  1212. e_mr->fmr_map_cnt = save_mr.fmr_map_cnt;
  1213. ret = ehca_reg_mr(shca, e_mr, iova_start, size, acl,
  1214. e_pd, pginfo, lkey, rkey);
  1215. if (ret) {
  1216. u32 offset = (u64)(&e_mr->flags) - (u64)e_mr;
  1217. memcpy(&e_mr->flags, &(save_mr.flags),
  1218. sizeof(struct ehca_mr) - offset);
  1219. goto ehca_rereg_mr_exit0;
  1220. }
  1221. }
  1222. ehca_rereg_mr_exit0:
  1223. if (ret)
  1224. ehca_err(&shca->ib_device, "ret=%x shca=%p e_mr=%p "
  1225. "iova_start=%p size=%lx acl=%x e_pd=%p pginfo=%p "
  1226. "num_kpages=%lx lkey=%x rkey=%x rereg_1_hcall=%x "
  1227. "rereg_3_hcall=%x", ret, shca, e_mr, iova_start, size,
  1228. acl, e_pd, pginfo, pginfo->num_kpages, *lkey, *rkey,
  1229. rereg_1_hcall, rereg_3_hcall);
  1230. return ret;
  1231. } /* end ehca_rereg_mr() */
  1232. /*----------------------------------------------------------------------*/
  1233. int ehca_unmap_one_fmr(struct ehca_shca *shca,
  1234. struct ehca_mr *e_fmr)
  1235. {
  1236. int ret = 0;
  1237. u64 h_ret;
  1238. struct ehca_pd *e_pd =
  1239. container_of(e_fmr->ib.ib_fmr.pd, struct ehca_pd, ib_pd);
  1240. struct ehca_mr save_fmr;
  1241. u32 tmp_lkey, tmp_rkey;
  1242. struct ehca_mr_pginfo pginfo;
  1243. struct ehca_mr_hipzout_parms hipzout;
  1244. struct ehca_mr save_mr;
  1245. if (e_fmr->fmr_max_pages <= MAX_RPAGES) {
  1246. /*
  1247. * note: after using rereg hcall with len=0,
  1248. * rereg hcall must be used again for registering pages
  1249. */
  1250. h_ret = hipz_h_reregister_pmr(shca->ipz_hca_handle, e_fmr, 0,
  1251. 0, 0, e_pd->fw_pd, 0, &hipzout);
  1252. if (h_ret == H_SUCCESS) {
  1253. /* successful reregistration */
  1254. e_fmr->start = NULL;
  1255. e_fmr->size = 0;
  1256. tmp_lkey = hipzout.lkey;
  1257. tmp_rkey = hipzout.rkey;
  1258. return 0;
  1259. }
  1260. /*
  1261. * should not happen, because length checked above,
  1262. * FMRs are not shared and no MW bound to FMRs
  1263. */
  1264. ehca_err(&shca->ib_device, "hipz_reregister_pmr failed "
  1265. "(Rereg1), h_ret=%lx e_fmr=%p hca_hndl=%lx "
  1266. "mr_hndl=%lx lkey=%x lkey_out=%x",
  1267. h_ret, e_fmr, shca->ipz_hca_handle.handle,
  1268. e_fmr->ipz_mr_handle.handle,
  1269. e_fmr->ib.ib_fmr.lkey, hipzout.lkey);
  1270. /* try free and rereg */
  1271. }
  1272. /* first free old FMR */
  1273. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_fmr);
  1274. if (h_ret != H_SUCCESS) {
  1275. ehca_err(&shca->ib_device, "hipz_free_mr failed, "
  1276. "h_ret=%lx e_fmr=%p hca_hndl=%lx mr_hndl=%lx "
  1277. "lkey=%x",
  1278. h_ret, e_fmr, shca->ipz_hca_handle.handle,
  1279. e_fmr->ipz_mr_handle.handle,
  1280. e_fmr->ib.ib_fmr.lkey);
  1281. ret = ehca2ib_return_code(h_ret);
  1282. goto ehca_unmap_one_fmr_exit0;
  1283. }
  1284. /* clean ehca_mr_t, without changing lock */
  1285. save_fmr = *e_fmr;
  1286. ehca_mr_deletenew(e_fmr);
  1287. /* set some MR values */
  1288. e_fmr->flags = save_fmr.flags;
  1289. e_fmr->hwpage_size = save_fmr.hwpage_size;
  1290. e_fmr->fmr_page_size = save_fmr.fmr_page_size;
  1291. e_fmr->fmr_max_pages = save_fmr.fmr_max_pages;
  1292. e_fmr->fmr_max_maps = save_fmr.fmr_max_maps;
  1293. e_fmr->fmr_map_cnt = save_fmr.fmr_map_cnt;
  1294. e_fmr->acl = save_fmr.acl;
  1295. memset(&pginfo, 0, sizeof(pginfo));
  1296. pginfo.type = EHCA_MR_PGI_FMR;
  1297. ret = ehca_reg_mr(shca, e_fmr, NULL,
  1298. (e_fmr->fmr_max_pages * e_fmr->fmr_page_size),
  1299. e_fmr->acl, e_pd, &pginfo, &tmp_lkey,
  1300. &tmp_rkey);
  1301. if (ret) {
  1302. u32 offset = (u64)(&e_fmr->flags) - (u64)e_fmr;
  1303. memcpy(&e_fmr->flags, &(save_mr.flags),
  1304. sizeof(struct ehca_mr) - offset);
  1305. }
  1306. ehca_unmap_one_fmr_exit0:
  1307. if (ret)
  1308. ehca_err(&shca->ib_device, "ret=%x tmp_lkey=%x tmp_rkey=%x "
  1309. "fmr_max_pages=%x",
  1310. ret, tmp_lkey, tmp_rkey, e_fmr->fmr_max_pages);
  1311. return ret;
  1312. } /* end ehca_unmap_one_fmr() */
  1313. /*----------------------------------------------------------------------*/
  1314. int ehca_reg_smr(struct ehca_shca *shca,
  1315. struct ehca_mr *e_origmr,
  1316. struct ehca_mr *e_newmr,
  1317. u64 *iova_start,
  1318. int acl,
  1319. struct ehca_pd *e_pd,
  1320. u32 *lkey, /*OUT*/
  1321. u32 *rkey) /*OUT*/
  1322. {
  1323. int ret = 0;
  1324. u64 h_ret;
  1325. u32 hipz_acl;
  1326. struct ehca_mr_hipzout_parms hipzout;
  1327. ehca_mrmw_map_acl(acl, &hipz_acl);
  1328. ehca_mrmw_set_pgsize_hipz_acl(e_origmr->hwpage_size, &hipz_acl);
  1329. h_ret = hipz_h_register_smr(shca->ipz_hca_handle, e_newmr, e_origmr,
  1330. (u64)iova_start, hipz_acl, e_pd->fw_pd,
  1331. &hipzout);
  1332. if (h_ret != H_SUCCESS) {
  1333. ehca_err(&shca->ib_device, "hipz_reg_smr failed, h_ret=%lx "
  1334. "shca=%p e_origmr=%p e_newmr=%p iova_start=%p acl=%x "
  1335. "e_pd=%p hca_hndl=%lx mr_hndl=%lx lkey=%x",
  1336. h_ret, shca, e_origmr, e_newmr, iova_start, acl, e_pd,
  1337. shca->ipz_hca_handle.handle,
  1338. e_origmr->ipz_mr_handle.handle,
  1339. e_origmr->ib.ib_mr.lkey);
  1340. ret = ehca2ib_return_code(h_ret);
  1341. goto ehca_reg_smr_exit0;
  1342. }
  1343. /* successful registration */
  1344. e_newmr->num_kpages = e_origmr->num_kpages;
  1345. e_newmr->num_hwpages = e_origmr->num_hwpages;
  1346. e_newmr->hwpage_size = e_origmr->hwpage_size;
  1347. e_newmr->start = iova_start;
  1348. e_newmr->size = e_origmr->size;
  1349. e_newmr->acl = acl;
  1350. e_newmr->ipz_mr_handle = hipzout.handle;
  1351. *lkey = hipzout.lkey;
  1352. *rkey = hipzout.rkey;
  1353. return 0;
  1354. ehca_reg_smr_exit0:
  1355. if (ret)
  1356. ehca_err(&shca->ib_device, "ret=%x shca=%p e_origmr=%p "
  1357. "e_newmr=%p iova_start=%p acl=%x e_pd=%p",
  1358. ret, shca, e_origmr, e_newmr, iova_start, acl, e_pd);
  1359. return ret;
  1360. } /* end ehca_reg_smr() */
  1361. /*----------------------------------------------------------------------*/
  1362. /* register internal max-MR to internal SHCA */
  1363. int ehca_reg_internal_maxmr(
  1364. struct ehca_shca *shca,
  1365. struct ehca_pd *e_pd,
  1366. struct ehca_mr **e_maxmr) /*OUT*/
  1367. {
  1368. int ret;
  1369. struct ehca_mr *e_mr;
  1370. u64 *iova_start;
  1371. u64 size_maxmr;
  1372. struct ehca_mr_pginfo pginfo;
  1373. struct ib_phys_buf ib_pbuf;
  1374. u32 num_kpages;
  1375. u32 num_hwpages;
  1376. u64 hw_pgsize;
  1377. e_mr = ehca_mr_new();
  1378. if (!e_mr) {
  1379. ehca_err(&shca->ib_device, "out of memory");
  1380. ret = -ENOMEM;
  1381. goto ehca_reg_internal_maxmr_exit0;
  1382. }
  1383. e_mr->flags |= EHCA_MR_FLAG_MAXMR;
  1384. /* register internal max-MR on HCA */
  1385. size_maxmr = (u64)high_memory - PAGE_OFFSET;
  1386. iova_start = (u64 *)KERNELBASE;
  1387. ib_pbuf.addr = 0;
  1388. ib_pbuf.size = size_maxmr;
  1389. num_kpages = NUM_CHUNKS(((u64)iova_start % PAGE_SIZE) + size_maxmr,
  1390. PAGE_SIZE);
  1391. hw_pgsize = ehca_get_max_hwpage_size(shca);
  1392. num_hwpages = NUM_CHUNKS(((u64)iova_start % hw_pgsize) + size_maxmr,
  1393. hw_pgsize);
  1394. memset(&pginfo, 0, sizeof(pginfo));
  1395. pginfo.type = EHCA_MR_PGI_PHYS;
  1396. pginfo.num_kpages = num_kpages;
  1397. pginfo.num_hwpages = num_hwpages;
  1398. pginfo.hwpage_size = hw_pgsize;
  1399. pginfo.u.phy.num_phys_buf = 1;
  1400. pginfo.u.phy.phys_buf_array = &ib_pbuf;
  1401. ret = ehca_reg_mr(shca, e_mr, iova_start, size_maxmr, 0, e_pd,
  1402. &pginfo, &e_mr->ib.ib_mr.lkey,
  1403. &e_mr->ib.ib_mr.rkey);
  1404. if (ret) {
  1405. ehca_err(&shca->ib_device, "reg of internal max MR failed, "
  1406. "e_mr=%p iova_start=%p size_maxmr=%lx num_kpages=%x "
  1407. "num_hwpages=%x", e_mr, iova_start, size_maxmr,
  1408. num_kpages, num_hwpages);
  1409. goto ehca_reg_internal_maxmr_exit1;
  1410. }
  1411. /* successful registration of all pages */
  1412. e_mr->ib.ib_mr.device = e_pd->ib_pd.device;
  1413. e_mr->ib.ib_mr.pd = &e_pd->ib_pd;
  1414. e_mr->ib.ib_mr.uobject = NULL;
  1415. atomic_inc(&(e_pd->ib_pd.usecnt));
  1416. atomic_set(&(e_mr->ib.ib_mr.usecnt), 0);
  1417. *e_maxmr = e_mr;
  1418. return 0;
  1419. ehca_reg_internal_maxmr_exit1:
  1420. ehca_mr_delete(e_mr);
  1421. ehca_reg_internal_maxmr_exit0:
  1422. if (ret)
  1423. ehca_err(&shca->ib_device, "ret=%x shca=%p e_pd=%p e_maxmr=%p",
  1424. ret, shca, e_pd, e_maxmr);
  1425. return ret;
  1426. } /* end ehca_reg_internal_maxmr() */
  1427. /*----------------------------------------------------------------------*/
  1428. int ehca_reg_maxmr(struct ehca_shca *shca,
  1429. struct ehca_mr *e_newmr,
  1430. u64 *iova_start,
  1431. int acl,
  1432. struct ehca_pd *e_pd,
  1433. u32 *lkey,
  1434. u32 *rkey)
  1435. {
  1436. u64 h_ret;
  1437. struct ehca_mr *e_origmr = shca->maxmr;
  1438. u32 hipz_acl;
  1439. struct ehca_mr_hipzout_parms hipzout;
  1440. ehca_mrmw_map_acl(acl, &hipz_acl);
  1441. ehca_mrmw_set_pgsize_hipz_acl(e_origmr->hwpage_size, &hipz_acl);
  1442. h_ret = hipz_h_register_smr(shca->ipz_hca_handle, e_newmr, e_origmr,
  1443. (u64)iova_start, hipz_acl, e_pd->fw_pd,
  1444. &hipzout);
  1445. if (h_ret != H_SUCCESS) {
  1446. ehca_err(&shca->ib_device, "hipz_reg_smr failed, h_ret=%lx "
  1447. "e_origmr=%p hca_hndl=%lx mr_hndl=%lx lkey=%x",
  1448. h_ret, e_origmr, shca->ipz_hca_handle.handle,
  1449. e_origmr->ipz_mr_handle.handle,
  1450. e_origmr->ib.ib_mr.lkey);
  1451. return ehca2ib_return_code(h_ret);
  1452. }
  1453. /* successful registration */
  1454. e_newmr->num_kpages = e_origmr->num_kpages;
  1455. e_newmr->num_hwpages = e_origmr->num_hwpages;
  1456. e_newmr->hwpage_size = e_origmr->hwpage_size;
  1457. e_newmr->start = iova_start;
  1458. e_newmr->size = e_origmr->size;
  1459. e_newmr->acl = acl;
  1460. e_newmr->ipz_mr_handle = hipzout.handle;
  1461. *lkey = hipzout.lkey;
  1462. *rkey = hipzout.rkey;
  1463. return 0;
  1464. } /* end ehca_reg_maxmr() */
  1465. /*----------------------------------------------------------------------*/
  1466. int ehca_dereg_internal_maxmr(struct ehca_shca *shca)
  1467. {
  1468. int ret;
  1469. struct ehca_mr *e_maxmr;
  1470. struct ib_pd *ib_pd;
  1471. if (!shca->maxmr) {
  1472. ehca_err(&shca->ib_device, "bad call, shca=%p", shca);
  1473. ret = -EINVAL;
  1474. goto ehca_dereg_internal_maxmr_exit0;
  1475. }
  1476. e_maxmr = shca->maxmr;
  1477. ib_pd = e_maxmr->ib.ib_mr.pd;
  1478. shca->maxmr = NULL; /* remove internal max-MR indication from SHCA */
  1479. ret = ehca_dereg_mr(&e_maxmr->ib.ib_mr);
  1480. if (ret) {
  1481. ehca_err(&shca->ib_device, "dereg internal max-MR failed, "
  1482. "ret=%x e_maxmr=%p shca=%p lkey=%x",
  1483. ret, e_maxmr, shca, e_maxmr->ib.ib_mr.lkey);
  1484. shca->maxmr = e_maxmr;
  1485. goto ehca_dereg_internal_maxmr_exit0;
  1486. }
  1487. atomic_dec(&ib_pd->usecnt);
  1488. ehca_dereg_internal_maxmr_exit0:
  1489. if (ret)
  1490. ehca_err(&shca->ib_device, "ret=%x shca=%p shca->maxmr=%p",
  1491. ret, shca, shca->maxmr);
  1492. return ret;
  1493. } /* end ehca_dereg_internal_maxmr() */
  1494. /*----------------------------------------------------------------------*/
  1495. /*
  1496. * check physical buffer array of MR verbs for validness and
  1497. * calculates MR size
  1498. */
  1499. int ehca_mr_chk_buf_and_calc_size(struct ib_phys_buf *phys_buf_array,
  1500. int num_phys_buf,
  1501. u64 *iova_start,
  1502. u64 *size)
  1503. {
  1504. struct ib_phys_buf *pbuf = phys_buf_array;
  1505. u64 size_count = 0;
  1506. u32 i;
  1507. if (num_phys_buf == 0) {
  1508. ehca_gen_err("bad phys buf array len, num_phys_buf=0");
  1509. return -EINVAL;
  1510. }
  1511. /* check first buffer */
  1512. if (((u64)iova_start & ~PAGE_MASK) != (pbuf->addr & ~PAGE_MASK)) {
  1513. ehca_gen_err("iova_start/addr mismatch, iova_start=%p "
  1514. "pbuf->addr=%lx pbuf->size=%lx",
  1515. iova_start, pbuf->addr, pbuf->size);
  1516. return -EINVAL;
  1517. }
  1518. if (((pbuf->addr + pbuf->size) % PAGE_SIZE) &&
  1519. (num_phys_buf > 1)) {
  1520. ehca_gen_err("addr/size mismatch in 1st buf, pbuf->addr=%lx "
  1521. "pbuf->size=%lx", pbuf->addr, pbuf->size);
  1522. return -EINVAL;
  1523. }
  1524. for (i = 0; i < num_phys_buf; i++) {
  1525. if ((i > 0) && (pbuf->addr % PAGE_SIZE)) {
  1526. ehca_gen_err("bad address, i=%x pbuf->addr=%lx "
  1527. "pbuf->size=%lx",
  1528. i, pbuf->addr, pbuf->size);
  1529. return -EINVAL;
  1530. }
  1531. if (((i > 0) && /* not 1st */
  1532. (i < (num_phys_buf - 1)) && /* not last */
  1533. (pbuf->size % PAGE_SIZE)) || (pbuf->size == 0)) {
  1534. ehca_gen_err("bad size, i=%x pbuf->size=%lx",
  1535. i, pbuf->size);
  1536. return -EINVAL;
  1537. }
  1538. size_count += pbuf->size;
  1539. pbuf++;
  1540. }
  1541. *size = size_count;
  1542. return 0;
  1543. } /* end ehca_mr_chk_buf_and_calc_size() */
  1544. /*----------------------------------------------------------------------*/
  1545. /* check page list of map FMR verb for validness */
  1546. int ehca_fmr_check_page_list(struct ehca_mr *e_fmr,
  1547. u64 *page_list,
  1548. int list_len)
  1549. {
  1550. u32 i;
  1551. u64 *page;
  1552. if ((list_len == 0) || (list_len > e_fmr->fmr_max_pages)) {
  1553. ehca_gen_err("bad list_len, list_len=%x "
  1554. "e_fmr->fmr_max_pages=%x fmr=%p",
  1555. list_len, e_fmr->fmr_max_pages, e_fmr);
  1556. return -EINVAL;
  1557. }
  1558. /* each page must be aligned */
  1559. page = page_list;
  1560. for (i = 0; i < list_len; i++) {
  1561. if (*page % e_fmr->fmr_page_size) {
  1562. ehca_gen_err("bad page, i=%x *page=%lx page=%p fmr=%p "
  1563. "fmr_page_size=%x", i, *page, page, e_fmr,
  1564. e_fmr->fmr_page_size);
  1565. return -EINVAL;
  1566. }
  1567. page++;
  1568. }
  1569. return 0;
  1570. } /* end ehca_fmr_check_page_list() */
  1571. /*----------------------------------------------------------------------*/
  1572. /* PAGE_SIZE >= pginfo->hwpage_size */
  1573. static int ehca_set_pagebuf_user1(struct ehca_mr_pginfo *pginfo,
  1574. u32 number,
  1575. u64 *kpage)
  1576. {
  1577. int ret = 0;
  1578. struct ib_umem_chunk *prev_chunk;
  1579. struct ib_umem_chunk *chunk;
  1580. u64 pgaddr;
  1581. u32 i = 0;
  1582. u32 j = 0;
  1583. int hwpages_per_kpage = PAGE_SIZE / pginfo->hwpage_size;
  1584. /* loop over desired chunk entries */
  1585. chunk = pginfo->u.usr.next_chunk;
  1586. prev_chunk = pginfo->u.usr.next_chunk;
  1587. list_for_each_entry_continue(
  1588. chunk, (&(pginfo->u.usr.region->chunk_list)), list) {
  1589. for (i = pginfo->u.usr.next_nmap; i < chunk->nmap; ) {
  1590. pgaddr = page_to_pfn(chunk->page_list[i].page)
  1591. << PAGE_SHIFT ;
  1592. *kpage = phys_to_abs(pgaddr +
  1593. (pginfo->next_hwpage *
  1594. pginfo->hwpage_size));
  1595. if ( !(*kpage) ) {
  1596. ehca_gen_err("pgaddr=%lx "
  1597. "chunk->page_list[i]=%lx "
  1598. "i=%x next_hwpage=%lx",
  1599. pgaddr, (u64)sg_dma_address(
  1600. &chunk->page_list[i]),
  1601. i, pginfo->next_hwpage);
  1602. return -EFAULT;
  1603. }
  1604. (pginfo->hwpage_cnt)++;
  1605. (pginfo->next_hwpage)++;
  1606. kpage++;
  1607. if (pginfo->next_hwpage % hwpages_per_kpage == 0) {
  1608. (pginfo->kpage_cnt)++;
  1609. (pginfo->u.usr.next_nmap)++;
  1610. pginfo->next_hwpage = 0;
  1611. i++;
  1612. }
  1613. j++;
  1614. if (j >= number) break;
  1615. }
  1616. if ((pginfo->u.usr.next_nmap >= chunk->nmap) &&
  1617. (j >= number)) {
  1618. pginfo->u.usr.next_nmap = 0;
  1619. prev_chunk = chunk;
  1620. break;
  1621. } else if (pginfo->u.usr.next_nmap >= chunk->nmap) {
  1622. pginfo->u.usr.next_nmap = 0;
  1623. prev_chunk = chunk;
  1624. } else if (j >= number)
  1625. break;
  1626. else
  1627. prev_chunk = chunk;
  1628. }
  1629. pginfo->u.usr.next_chunk =
  1630. list_prepare_entry(prev_chunk,
  1631. (&(pginfo->u.usr.region->chunk_list)),
  1632. list);
  1633. return ret;
  1634. }
  1635. /*
  1636. * check given pages for contiguous layout
  1637. * last page addr is returned in prev_pgaddr for further check
  1638. */
  1639. static int ehca_check_kpages_per_ate(struct scatterlist *page_list,
  1640. int start_idx, int end_idx,
  1641. u64 *prev_pgaddr)
  1642. {
  1643. int t;
  1644. for (t = start_idx; t <= end_idx; t++) {
  1645. u64 pgaddr = page_to_pfn(page_list[t].page) << PAGE_SHIFT;
  1646. ehca_gen_dbg("chunk_page=%lx value=%016lx", pgaddr,
  1647. *(u64 *)abs_to_virt(phys_to_abs(pgaddr)));
  1648. if (pgaddr - PAGE_SIZE != *prev_pgaddr) {
  1649. ehca_gen_err("uncontiguous page found pgaddr=%lx "
  1650. "prev_pgaddr=%lx page_list_i=%x",
  1651. pgaddr, *prev_pgaddr, t);
  1652. return -EINVAL;
  1653. }
  1654. *prev_pgaddr = pgaddr;
  1655. }
  1656. return 0;
  1657. }
  1658. /* PAGE_SIZE < pginfo->hwpage_size */
  1659. static int ehca_set_pagebuf_user2(struct ehca_mr_pginfo *pginfo,
  1660. u32 number,
  1661. u64 *kpage)
  1662. {
  1663. int ret = 0;
  1664. struct ib_umem_chunk *prev_chunk;
  1665. struct ib_umem_chunk *chunk;
  1666. u64 pgaddr, prev_pgaddr;
  1667. u32 i = 0;
  1668. u32 j = 0;
  1669. int kpages_per_hwpage = pginfo->hwpage_size / PAGE_SIZE;
  1670. int nr_kpages = kpages_per_hwpage;
  1671. /* loop over desired chunk entries */
  1672. chunk = pginfo->u.usr.next_chunk;
  1673. prev_chunk = pginfo->u.usr.next_chunk;
  1674. list_for_each_entry_continue(
  1675. chunk, (&(pginfo->u.usr.region->chunk_list)), list) {
  1676. for (i = pginfo->u.usr.next_nmap; i < chunk->nmap; ) {
  1677. if (nr_kpages == kpages_per_hwpage) {
  1678. pgaddr = ( page_to_pfn(chunk->page_list[i].page)
  1679. << PAGE_SHIFT );
  1680. *kpage = phys_to_abs(pgaddr);
  1681. if ( !(*kpage) ) {
  1682. ehca_gen_err("pgaddr=%lx i=%x",
  1683. pgaddr, i);
  1684. ret = -EFAULT;
  1685. return ret;
  1686. }
  1687. /*
  1688. * The first page in a hwpage must be aligned;
  1689. * the first MR page is exempt from this rule.
  1690. */
  1691. if (pgaddr & (pginfo->hwpage_size - 1)) {
  1692. if (pginfo->hwpage_cnt) {
  1693. ehca_gen_err(
  1694. "invalid alignment "
  1695. "pgaddr=%lx i=%x "
  1696. "mr_pgsize=%lx",
  1697. pgaddr, i,
  1698. pginfo->hwpage_size);
  1699. ret = -EFAULT;
  1700. return ret;
  1701. }
  1702. /* first MR page */
  1703. pginfo->kpage_cnt =
  1704. (pgaddr &
  1705. (pginfo->hwpage_size - 1)) >>
  1706. PAGE_SHIFT;
  1707. nr_kpages -= pginfo->kpage_cnt;
  1708. *kpage = phys_to_abs(
  1709. pgaddr &
  1710. ~(pginfo->hwpage_size - 1));
  1711. }
  1712. ehca_gen_dbg("kpage=%lx chunk_page=%lx "
  1713. "value=%016lx", *kpage, pgaddr,
  1714. *(u64 *)abs_to_virt(
  1715. phys_to_abs(pgaddr)));
  1716. prev_pgaddr = pgaddr;
  1717. i++;
  1718. pginfo->kpage_cnt++;
  1719. pginfo->u.usr.next_nmap++;
  1720. nr_kpages--;
  1721. if (!nr_kpages)
  1722. goto next_kpage;
  1723. continue;
  1724. }
  1725. if (i + nr_kpages > chunk->nmap) {
  1726. ret = ehca_check_kpages_per_ate(
  1727. chunk->page_list, i,
  1728. chunk->nmap - 1, &prev_pgaddr);
  1729. if (ret) return ret;
  1730. pginfo->kpage_cnt += chunk->nmap - i;
  1731. pginfo->u.usr.next_nmap += chunk->nmap - i;
  1732. nr_kpages -= chunk->nmap - i;
  1733. break;
  1734. }
  1735. ret = ehca_check_kpages_per_ate(chunk->page_list, i,
  1736. i + nr_kpages - 1,
  1737. &prev_pgaddr);
  1738. if (ret) return ret;
  1739. i += nr_kpages;
  1740. pginfo->kpage_cnt += nr_kpages;
  1741. pginfo->u.usr.next_nmap += nr_kpages;
  1742. next_kpage:
  1743. nr_kpages = kpages_per_hwpage;
  1744. (pginfo->hwpage_cnt)++;
  1745. kpage++;
  1746. j++;
  1747. if (j >= number) break;
  1748. }
  1749. if ((pginfo->u.usr.next_nmap >= chunk->nmap) &&
  1750. (j >= number)) {
  1751. pginfo->u.usr.next_nmap = 0;
  1752. prev_chunk = chunk;
  1753. break;
  1754. } else if (pginfo->u.usr.next_nmap >= chunk->nmap) {
  1755. pginfo->u.usr.next_nmap = 0;
  1756. prev_chunk = chunk;
  1757. } else if (j >= number)
  1758. break;
  1759. else
  1760. prev_chunk = chunk;
  1761. }
  1762. pginfo->u.usr.next_chunk =
  1763. list_prepare_entry(prev_chunk,
  1764. (&(pginfo->u.usr.region->chunk_list)),
  1765. list);
  1766. return ret;
  1767. }
  1768. int ehca_set_pagebuf_phys(struct ehca_mr_pginfo *pginfo,
  1769. u32 number,
  1770. u64 *kpage)
  1771. {
  1772. int ret = 0;
  1773. struct ib_phys_buf *pbuf;
  1774. u64 num_hw, offs_hw;
  1775. u32 i = 0;
  1776. /* loop over desired phys_buf_array entries */
  1777. while (i < number) {
  1778. pbuf = pginfo->u.phy.phys_buf_array + pginfo->u.phy.next_buf;
  1779. num_hw = NUM_CHUNKS((pbuf->addr % pginfo->hwpage_size) +
  1780. pbuf->size, pginfo->hwpage_size);
  1781. offs_hw = (pbuf->addr & ~(pginfo->hwpage_size - 1)) /
  1782. pginfo->hwpage_size;
  1783. while (pginfo->next_hwpage < offs_hw + num_hw) {
  1784. /* sanity check */
  1785. if ((pginfo->kpage_cnt >= pginfo->num_kpages) ||
  1786. (pginfo->hwpage_cnt >= pginfo->num_hwpages)) {
  1787. ehca_gen_err("kpage_cnt >= num_kpages, "
  1788. "kpage_cnt=%lx num_kpages=%lx "
  1789. "hwpage_cnt=%lx "
  1790. "num_hwpages=%lx i=%x",
  1791. pginfo->kpage_cnt,
  1792. pginfo->num_kpages,
  1793. pginfo->hwpage_cnt,
  1794. pginfo->num_hwpages, i);
  1795. return -EFAULT;
  1796. }
  1797. *kpage = phys_to_abs(
  1798. (pbuf->addr & ~(pginfo->hwpage_size - 1)) +
  1799. (pginfo->next_hwpage * pginfo->hwpage_size));
  1800. if ( !(*kpage) && pbuf->addr ) {
  1801. ehca_gen_err("pbuf->addr=%lx pbuf->size=%lx "
  1802. "next_hwpage=%lx", pbuf->addr,
  1803. pbuf->size, pginfo->next_hwpage);
  1804. return -EFAULT;
  1805. }
  1806. (pginfo->hwpage_cnt)++;
  1807. (pginfo->next_hwpage)++;
  1808. if (PAGE_SIZE >= pginfo->hwpage_size) {
  1809. if (pginfo->next_hwpage %
  1810. (PAGE_SIZE / pginfo->hwpage_size) == 0)
  1811. (pginfo->kpage_cnt)++;
  1812. } else
  1813. pginfo->kpage_cnt += pginfo->hwpage_size /
  1814. PAGE_SIZE;
  1815. kpage++;
  1816. i++;
  1817. if (i >= number) break;
  1818. }
  1819. if (pginfo->next_hwpage >= offs_hw + num_hw) {
  1820. (pginfo->u.phy.next_buf)++;
  1821. pginfo->next_hwpage = 0;
  1822. }
  1823. }
  1824. return ret;
  1825. }
  1826. int ehca_set_pagebuf_fmr(struct ehca_mr_pginfo *pginfo,
  1827. u32 number,
  1828. u64 *kpage)
  1829. {
  1830. int ret = 0;
  1831. u64 *fmrlist;
  1832. u32 i;
  1833. /* loop over desired page_list entries */
  1834. fmrlist = pginfo->u.fmr.page_list + pginfo->u.fmr.next_listelem;
  1835. for (i = 0; i < number; i++) {
  1836. *kpage = phys_to_abs((*fmrlist & ~(pginfo->hwpage_size - 1)) +
  1837. pginfo->next_hwpage * pginfo->hwpage_size);
  1838. if ( !(*kpage) ) {
  1839. ehca_gen_err("*fmrlist=%lx fmrlist=%p "
  1840. "next_listelem=%lx next_hwpage=%lx",
  1841. *fmrlist, fmrlist,
  1842. pginfo->u.fmr.next_listelem,
  1843. pginfo->next_hwpage);
  1844. return -EFAULT;
  1845. }
  1846. (pginfo->hwpage_cnt)++;
  1847. if (pginfo->u.fmr.fmr_pgsize >= pginfo->hwpage_size) {
  1848. if (pginfo->next_hwpage %
  1849. (pginfo->u.fmr.fmr_pgsize /
  1850. pginfo->hwpage_size) == 0) {
  1851. (pginfo->kpage_cnt)++;
  1852. (pginfo->u.fmr.next_listelem)++;
  1853. fmrlist++;
  1854. pginfo->next_hwpage = 0;
  1855. } else
  1856. (pginfo->next_hwpage)++;
  1857. } else {
  1858. unsigned int cnt_per_hwpage = pginfo->hwpage_size /
  1859. pginfo->u.fmr.fmr_pgsize;
  1860. unsigned int j;
  1861. u64 prev = *kpage;
  1862. /* check if adrs are contiguous */
  1863. for (j = 1; j < cnt_per_hwpage; j++) {
  1864. u64 p = phys_to_abs(fmrlist[j] &
  1865. ~(pginfo->hwpage_size - 1));
  1866. if (prev + pginfo->u.fmr.fmr_pgsize != p) {
  1867. ehca_gen_err("uncontiguous fmr pages "
  1868. "found prev=%lx p=%lx "
  1869. "idx=%x", prev, p, i + j);
  1870. return -EINVAL;
  1871. }
  1872. prev = p;
  1873. }
  1874. pginfo->kpage_cnt += cnt_per_hwpage;
  1875. pginfo->u.fmr.next_listelem += cnt_per_hwpage;
  1876. fmrlist += cnt_per_hwpage;
  1877. }
  1878. kpage++;
  1879. }
  1880. return ret;
  1881. }
  1882. /* setup page buffer from page info */
  1883. int ehca_set_pagebuf(struct ehca_mr_pginfo *pginfo,
  1884. u32 number,
  1885. u64 *kpage)
  1886. {
  1887. int ret;
  1888. switch (pginfo->type) {
  1889. case EHCA_MR_PGI_PHYS:
  1890. ret = ehca_set_pagebuf_phys(pginfo, number, kpage);
  1891. break;
  1892. case EHCA_MR_PGI_USER:
  1893. ret = PAGE_SIZE >= pginfo->hwpage_size ?
  1894. ehca_set_pagebuf_user1(pginfo, number, kpage) :
  1895. ehca_set_pagebuf_user2(pginfo, number, kpage);
  1896. break;
  1897. case EHCA_MR_PGI_FMR:
  1898. ret = ehca_set_pagebuf_fmr(pginfo, number, kpage);
  1899. break;
  1900. default:
  1901. ehca_gen_err("bad pginfo->type=%x", pginfo->type);
  1902. ret = -EFAULT;
  1903. break;
  1904. }
  1905. return ret;
  1906. } /* end ehca_set_pagebuf() */
  1907. /*----------------------------------------------------------------------*/
  1908. /*
  1909. * check MR if it is a max-MR, i.e. uses whole memory
  1910. * in case it's a max-MR 1 is returned, else 0
  1911. */
  1912. int ehca_mr_is_maxmr(u64 size,
  1913. u64 *iova_start)
  1914. {
  1915. /* a MR is treated as max-MR only if it fits following: */
  1916. if ((size == ((u64)high_memory - PAGE_OFFSET)) &&
  1917. (iova_start == (void *)KERNELBASE)) {
  1918. ehca_gen_dbg("this is a max-MR");
  1919. return 1;
  1920. } else
  1921. return 0;
  1922. } /* end ehca_mr_is_maxmr() */
  1923. /*----------------------------------------------------------------------*/
  1924. /* map access control for MR/MW. This routine is used for MR and MW. */
  1925. void ehca_mrmw_map_acl(int ib_acl,
  1926. u32 *hipz_acl)
  1927. {
  1928. *hipz_acl = 0;
  1929. if (ib_acl & IB_ACCESS_REMOTE_READ)
  1930. *hipz_acl |= HIPZ_ACCESSCTRL_R_READ;
  1931. if (ib_acl & IB_ACCESS_REMOTE_WRITE)
  1932. *hipz_acl |= HIPZ_ACCESSCTRL_R_WRITE;
  1933. if (ib_acl & IB_ACCESS_REMOTE_ATOMIC)
  1934. *hipz_acl |= HIPZ_ACCESSCTRL_R_ATOMIC;
  1935. if (ib_acl & IB_ACCESS_LOCAL_WRITE)
  1936. *hipz_acl |= HIPZ_ACCESSCTRL_L_WRITE;
  1937. if (ib_acl & IB_ACCESS_MW_BIND)
  1938. *hipz_acl |= HIPZ_ACCESSCTRL_MW_BIND;
  1939. } /* end ehca_mrmw_map_acl() */
  1940. /*----------------------------------------------------------------------*/
  1941. /* sets page size in hipz access control for MR/MW. */
  1942. void ehca_mrmw_set_pgsize_hipz_acl(u32 pgsize, u32 *hipz_acl) /*INOUT*/
  1943. {
  1944. *hipz_acl |= (ehca_encode_hwpage_size(pgsize) << 24);
  1945. } /* end ehca_mrmw_set_pgsize_hipz_acl() */
  1946. /*----------------------------------------------------------------------*/
  1947. /*
  1948. * reverse map access control for MR/MW.
  1949. * This routine is used for MR and MW.
  1950. */
  1951. void ehca_mrmw_reverse_map_acl(const u32 *hipz_acl,
  1952. int *ib_acl) /*OUT*/
  1953. {
  1954. *ib_acl = 0;
  1955. if (*hipz_acl & HIPZ_ACCESSCTRL_R_READ)
  1956. *ib_acl |= IB_ACCESS_REMOTE_READ;
  1957. if (*hipz_acl & HIPZ_ACCESSCTRL_R_WRITE)
  1958. *ib_acl |= IB_ACCESS_REMOTE_WRITE;
  1959. if (*hipz_acl & HIPZ_ACCESSCTRL_R_ATOMIC)
  1960. *ib_acl |= IB_ACCESS_REMOTE_ATOMIC;
  1961. if (*hipz_acl & HIPZ_ACCESSCTRL_L_WRITE)
  1962. *ib_acl |= IB_ACCESS_LOCAL_WRITE;
  1963. if (*hipz_acl & HIPZ_ACCESSCTRL_MW_BIND)
  1964. *ib_acl |= IB_ACCESS_MW_BIND;
  1965. } /* end ehca_mrmw_reverse_map_acl() */
  1966. /*----------------------------------------------------------------------*/
  1967. /*
  1968. * MR destructor and constructor
  1969. * used in Reregister MR verb, sets all fields in ehca_mr_t to 0,
  1970. * except struct ib_mr and spinlock
  1971. */
  1972. void ehca_mr_deletenew(struct ehca_mr *mr)
  1973. {
  1974. mr->flags = 0;
  1975. mr->num_kpages = 0;
  1976. mr->num_hwpages = 0;
  1977. mr->acl = 0;
  1978. mr->start = NULL;
  1979. mr->fmr_page_size = 0;
  1980. mr->fmr_max_pages = 0;
  1981. mr->fmr_max_maps = 0;
  1982. mr->fmr_map_cnt = 0;
  1983. memset(&mr->ipz_mr_handle, 0, sizeof(mr->ipz_mr_handle));
  1984. memset(&mr->galpas, 0, sizeof(mr->galpas));
  1985. } /* end ehca_mr_deletenew() */
  1986. int ehca_init_mrmw_cache(void)
  1987. {
  1988. mr_cache = kmem_cache_create("ehca_cache_mr",
  1989. sizeof(struct ehca_mr), 0,
  1990. SLAB_HWCACHE_ALIGN,
  1991. NULL);
  1992. if (!mr_cache)
  1993. return -ENOMEM;
  1994. mw_cache = kmem_cache_create("ehca_cache_mw",
  1995. sizeof(struct ehca_mw), 0,
  1996. SLAB_HWCACHE_ALIGN,
  1997. NULL);
  1998. if (!mw_cache) {
  1999. kmem_cache_destroy(mr_cache);
  2000. mr_cache = NULL;
  2001. return -ENOMEM;
  2002. }
  2003. return 0;
  2004. }
  2005. void ehca_cleanup_mrmw_cache(void)
  2006. {
  2007. if (mr_cache)
  2008. kmem_cache_destroy(mr_cache);
  2009. if (mw_cache)
  2010. kmem_cache_destroy(mw_cache);
  2011. }