mpc8641_hpcn.dts 8.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375
  1. /*
  2. * MPC8641 HPCN Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8641HPCN";
  13. compatible = "mpc86xx";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8641@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>; // 32 bytes
  23. i-cache-line-size = <20>; // 32 bytes
  24. d-cache-size = <8000>; // L1, 32K
  25. i-cache-size = <8000>; // L1, 32K
  26. timebase-frequency = <0>; // 33 MHz, from uboot
  27. bus-frequency = <0>; // From uboot
  28. clock-frequency = <0>; // From uboot
  29. 32-bit;
  30. };
  31. PowerPC,8641@1 {
  32. device_type = "cpu";
  33. reg = <1>;
  34. d-cache-line-size = <20>; // 32 bytes
  35. i-cache-line-size = <20>; // 32 bytes
  36. d-cache-size = <8000>; // L1, 32K
  37. i-cache-size = <8000>; // L1, 32K
  38. timebase-frequency = <0>; // 33 MHz, from uboot
  39. bus-frequency = <0>; // From uboot
  40. clock-frequency = <0>; // From uboot
  41. 32-bit;
  42. };
  43. };
  44. memory {
  45. device_type = "memory";
  46. reg = <00000000 40000000>; // 1G at 0x0
  47. };
  48. soc8641@f8000000 {
  49. #address-cells = <1>;
  50. #size-cells = <1>;
  51. #interrupt-cells = <2>;
  52. device_type = "soc";
  53. ranges = <00001000 f8001000 000ff000
  54. 80000000 80000000 20000000
  55. e2000000 e2000000 00100000
  56. a0000000 a0000000 20000000
  57. e3000000 e3000000 00100000>;
  58. reg = <f8000000 00001000>; // CCSRBAR
  59. bus-frequency = <0>;
  60. i2c@3000 {
  61. device_type = "i2c";
  62. compatible = "fsl-i2c";
  63. reg = <3000 100>;
  64. interrupts = <2b 2>;
  65. interrupt-parent = <&mpic>;
  66. dfsrr;
  67. };
  68. i2c@3100 {
  69. device_type = "i2c";
  70. compatible = "fsl-i2c";
  71. reg = <3100 100>;
  72. interrupts = <2b 2>;
  73. interrupt-parent = <&mpic>;
  74. dfsrr;
  75. };
  76. mdio@24520 {
  77. #address-cells = <1>;
  78. #size-cells = <0>;
  79. device_type = "mdio";
  80. compatible = "gianfar";
  81. reg = <24520 20>;
  82. phy0: ethernet-phy@0 {
  83. interrupt-parent = <&mpic>;
  84. interrupts = <a 1>;
  85. reg = <0>;
  86. device_type = "ethernet-phy";
  87. };
  88. phy1: ethernet-phy@1 {
  89. interrupt-parent = <&mpic>;
  90. interrupts = <a 1>;
  91. reg = <1>;
  92. device_type = "ethernet-phy";
  93. };
  94. phy2: ethernet-phy@2 {
  95. interrupt-parent = <&mpic>;
  96. interrupts = <a 1>;
  97. reg = <2>;
  98. device_type = "ethernet-phy";
  99. };
  100. phy3: ethernet-phy@3 {
  101. interrupt-parent = <&mpic>;
  102. interrupts = <a 1>;
  103. reg = <3>;
  104. device_type = "ethernet-phy";
  105. };
  106. };
  107. ethernet@24000 {
  108. #address-cells = <1>;
  109. #size-cells = <0>;
  110. device_type = "network";
  111. model = "TSEC";
  112. compatible = "gianfar";
  113. reg = <24000 1000>;
  114. /*
  115. * mac-address is deprecated and will be removed
  116. * in 2.6.25. Only recent versions of
  117. * U-Boot support local-mac-address, however.
  118. */
  119. mac-address = [ 00 00 00 00 00 00 ];
  120. local-mac-address = [ 00 00 00 00 00 00 ];
  121. interrupts = <1d 2 1e 2 22 2>;
  122. interrupt-parent = <&mpic>;
  123. phy-handle = <&phy0>;
  124. phy-connection-type = "rgmii-id";
  125. };
  126. ethernet@25000 {
  127. #address-cells = <1>;
  128. #size-cells = <0>;
  129. device_type = "network";
  130. model = "TSEC";
  131. compatible = "gianfar";
  132. reg = <25000 1000>;
  133. /*
  134. * mac-address is deprecated and will be removed
  135. * in 2.6.25. Only recent versions of
  136. * U-Boot support local-mac-address, however.
  137. */
  138. mac-address = [ 00 00 00 00 00 00 ];
  139. local-mac-address = [ 00 00 00 00 00 00 ];
  140. interrupts = <23 2 24 2 28 2>;
  141. interrupt-parent = <&mpic>;
  142. phy-handle = <&phy1>;
  143. phy-connection-type = "rgmii-id";
  144. };
  145. ethernet@26000 {
  146. #address-cells = <1>;
  147. #size-cells = <0>;
  148. device_type = "network";
  149. model = "TSEC";
  150. compatible = "gianfar";
  151. reg = <26000 1000>;
  152. /*
  153. * mac-address is deprecated and will be removed
  154. * in 2.6.25. Only recent versions of
  155. * U-Boot support local-mac-address, however.
  156. */
  157. mac-address = [ 00 00 00 00 00 00 ];
  158. local-mac-address = [ 00 00 00 00 00 00 ];
  159. interrupts = <1F 2 20 2 21 2>;
  160. interrupt-parent = <&mpic>;
  161. phy-handle = <&phy2>;
  162. phy-connection-type = "rgmii-id";
  163. };
  164. ethernet@27000 {
  165. #address-cells = <1>;
  166. #size-cells = <0>;
  167. device_type = "network";
  168. model = "TSEC";
  169. compatible = "gianfar";
  170. reg = <27000 1000>;
  171. /*
  172. * mac-address is deprecated and will be removed
  173. * in 2.6.25. Only recent versions of
  174. * U-Boot support local-mac-address, however.
  175. */
  176. mac-address = [ 00 00 00 00 00 00 ];
  177. local-mac-address = [ 00 00 00 00 00 00 ];
  178. interrupts = <25 2 26 2 27 2>;
  179. interrupt-parent = <&mpic>;
  180. phy-handle = <&phy3>;
  181. phy-connection-type = "rgmii-id";
  182. };
  183. serial@4500 {
  184. device_type = "serial";
  185. compatible = "ns16550";
  186. reg = <4500 100>;
  187. clock-frequency = <0>;
  188. interrupts = <2a 2>;
  189. interrupt-parent = <&mpic>;
  190. };
  191. serial@4600 {
  192. device_type = "serial";
  193. compatible = "ns16550";
  194. reg = <4600 100>;
  195. clock-frequency = <0>;
  196. interrupts = <1c 2>;
  197. interrupt-parent = <&mpic>;
  198. };
  199. pcie@8000 {
  200. compatible = "fsl,mpc8641-pcie";
  201. device_type = "pci";
  202. #interrupt-cells = <1>;
  203. #size-cells = <2>;
  204. #address-cells = <3>;
  205. reg = <8000 1000>;
  206. bus-range = <0 ff>;
  207. ranges = <02000000 0 80000000 80000000 0 20000000
  208. 01000000 0 00000000 e2000000 0 00100000>;
  209. clock-frequency = <1fca055>;
  210. interrupt-parent = <&mpic>;
  211. interrupts = <18 2>;
  212. interrupt-map-mask = <fb00 0 0 0>;
  213. interrupt-map = <
  214. /* IDSEL 0x11 */
  215. 8800 0 0 1 &i8259 9 2
  216. 8800 0 0 2 &i8259 a 2
  217. 8800 0 0 3 &i8259 b 2
  218. 8800 0 0 4 &i8259 c 2
  219. /* IDSEL 0x12 */
  220. 9000 0 0 1 &i8259 a 2
  221. 9000 0 0 2 &i8259 b 2
  222. 9000 0 0 3 &i8259 c 2
  223. 9000 0 0 4 &i8259 9 2
  224. // IDSEL 0x1c USB
  225. e000 0 0 0 &i8259 c 2
  226. e100 0 0 0 &i8259 9 2
  227. e200 0 0 0 &i8259 a 2
  228. e300 0 0 0 &i8259 b 2
  229. // IDSEL 0x1d Audio
  230. e800 0 0 0 &i8259 6 2
  231. // IDSEL 0x1e Legacy
  232. f000 0 0 0 &i8259 7 2
  233. f100 0 0 0 &i8259 7 2
  234. // IDSEL 0x1f IDE/SATA
  235. f800 0 0 0 &i8259 e 2
  236. f900 0 0 0 &i8259 5 2
  237. >;
  238. uli1575@0 {
  239. reg = <0 0 0 0 0>;
  240. #size-cells = <2>;
  241. #address-cells = <3>;
  242. ranges = <02000000 0 80000000
  243. 02000000 0 80000000
  244. 0 20000000
  245. 01000000 0 00000000
  246. 01000000 0 00000000
  247. 0 00100000>;
  248. pci_bridge@0 {
  249. reg = <0 0 0 0 0>;
  250. #size-cells = <2>;
  251. #address-cells = <3>;
  252. ranges = <02000000 0 80000000
  253. 02000000 0 80000000
  254. 0 20000000
  255. 01000000 0 00000000
  256. 01000000 0 00000000
  257. 0 00100000>;
  258. isa@1e {
  259. device_type = "isa";
  260. #interrupt-cells = <2>;
  261. #size-cells = <1>;
  262. #address-cells = <2>;
  263. reg = <f000 0 0 0 0>;
  264. ranges = <1 0 01000000 0 0
  265. 00001000>;
  266. interrupt-parent = <&i8259>;
  267. i8259: interrupt-controller@20 {
  268. reg = <1 20 2
  269. 1 a0 2
  270. 1 4d0 2>;
  271. clock-frequency = <0>;
  272. interrupt-controller;
  273. device_type = "interrupt-controller";
  274. #address-cells = <0>;
  275. #interrupt-cells = <2>;
  276. built-in;
  277. compatible = "chrp,iic";
  278. interrupts = <9 2>;
  279. interrupt-parent =
  280. <&mpic>;
  281. };
  282. i8042@60 {
  283. #size-cells = <0>;
  284. #address-cells = <1>;
  285. reg = <1 60 1 1 64 1>;
  286. interrupts = <1 3 c 3>;
  287. interrupt-parent =
  288. <&i8259>;
  289. keyboard@0 {
  290. reg = <0>;
  291. compatible = "pnpPNP,303";
  292. };
  293. mouse@1 {
  294. reg = <1>;
  295. compatible = "pnpPNP,f03";
  296. };
  297. };
  298. rtc@70 {
  299. compatible =
  300. "pnpPNP,b00";
  301. reg = <1 70 2>;
  302. };
  303. gpio@400 {
  304. reg = <1 400 80>;
  305. };
  306. };
  307. };
  308. };
  309. };
  310. pcie@9000 {
  311. compatible = "fsl,mpc8641-pcie";
  312. device_type = "pci";
  313. #interrupt-cells = <1>;
  314. #size-cells = <2>;
  315. #address-cells = <3>;
  316. reg = <9000 1000>;
  317. bus-range = <0 ff>;
  318. ranges = <02000000 0 a0000000 a0000000 0 20000000
  319. 01000000 0 00000000 e3000000 0 00100000>;
  320. clock-frequency = <1fca055>;
  321. interrupt-parent = <&mpic>;
  322. interrupts = <19 2>;
  323. interrupt-map-mask = <f800 0 0 7>;
  324. interrupt-map = <
  325. /* IDSEL 0x0 */
  326. 0000 0 0 1 &mpic 4 1
  327. 0000 0 0 2 &mpic 5 1
  328. 0000 0 0 3 &mpic 6 1
  329. 0000 0 0 4 &mpic 7 1
  330. >;
  331. };
  332. mpic: pic@40000 {
  333. clock-frequency = <0>;
  334. interrupt-controller;
  335. #address-cells = <0>;
  336. #interrupt-cells = <2>;
  337. reg = <40000 40000>;
  338. built-in;
  339. compatible = "chrp,open-pic";
  340. device_type = "open-pic";
  341. big-endian;
  342. };
  343. };
  344. };