iwl-agn.c 111 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/mac80211.h>
  43. #include <asm/div64.h>
  44. #define DRV_NAME "iwlagn"
  45. #include "iwl-eeprom.h"
  46. #include "iwl-dev.h"
  47. #include "iwl-core.h"
  48. #include "iwl-io.h"
  49. #include "iwl-helpers.h"
  50. #include "iwl-sta.h"
  51. #include "iwl-calib.h"
  52. /******************************************************************************
  53. *
  54. * module boiler plate
  55. *
  56. ******************************************************************************/
  57. /*
  58. * module name, copyright, version, etc.
  59. */
  60. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  61. #ifdef CONFIG_IWLWIFI_DEBUG
  62. #define VD "d"
  63. #else
  64. #define VD
  65. #endif
  66. #define DRV_VERSION IWLWIFI_VERSION VD
  67. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  68. MODULE_VERSION(DRV_VERSION);
  69. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  70. MODULE_LICENSE("GPL");
  71. MODULE_ALIAS("iwl4965");
  72. /*************** STATION TABLE MANAGEMENT ****
  73. * mac80211 should be examined to determine if sta_info is duplicating
  74. * the functionality provided here
  75. */
  76. /**************************************************************/
  77. /**
  78. * iwl_commit_rxon - commit staging_rxon to hardware
  79. *
  80. * The RXON command in staging_rxon is committed to the hardware and
  81. * the active_rxon structure is updated with the new data. This
  82. * function correctly transitions out of the RXON_ASSOC_MSK state if
  83. * a HW tune is required based on the RXON structure changes.
  84. */
  85. int iwl_commit_rxon(struct iwl_priv *priv)
  86. {
  87. /* cast away the const for active_rxon in this function */
  88. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  89. int ret;
  90. bool new_assoc =
  91. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  92. if (!iwl_is_alive(priv))
  93. return -EBUSY;
  94. /* always get timestamp with Rx frame */
  95. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  96. ret = iwl_check_rxon_cmd(priv);
  97. if (ret) {
  98. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  99. return -EINVAL;
  100. }
  101. /*
  102. * receive commit_rxon request
  103. * abort any previous channel switch if still in process
  104. */
  105. if (priv->switch_rxon.switch_in_progress &&
  106. (priv->switch_rxon.channel != priv->staging_rxon.channel)) {
  107. IWL_DEBUG_11H(priv, "abort channel switch on %d\n",
  108. le16_to_cpu(priv->switch_rxon.channel));
  109. priv->switch_rxon.switch_in_progress = false;
  110. }
  111. /* If we don't need to send a full RXON, we can use
  112. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  113. * and other flags for the current radio configuration. */
  114. if (!iwl_full_rxon_required(priv)) {
  115. ret = iwl_send_rxon_assoc(priv);
  116. if (ret) {
  117. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  118. return ret;
  119. }
  120. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  121. iwl_print_rx_config_cmd(priv);
  122. return 0;
  123. }
  124. /* station table will be cleared */
  125. priv->assoc_station_added = 0;
  126. /* If we are currently associated and the new config requires
  127. * an RXON_ASSOC and the new config wants the associated mask enabled,
  128. * we must clear the associated from the active configuration
  129. * before we apply the new config */
  130. if (iwl_is_associated(priv) && new_assoc) {
  131. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  132. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  133. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  134. sizeof(struct iwl_rxon_cmd),
  135. &priv->active_rxon);
  136. /* If the mask clearing failed then we set
  137. * active_rxon back to what it was previously */
  138. if (ret) {
  139. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  140. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  141. return ret;
  142. }
  143. }
  144. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  145. "* with%s RXON_FILTER_ASSOC_MSK\n"
  146. "* channel = %d\n"
  147. "* bssid = %pM\n",
  148. (new_assoc ? "" : "out"),
  149. le16_to_cpu(priv->staging_rxon.channel),
  150. priv->staging_rxon.bssid_addr);
  151. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  152. /* Apply the new configuration
  153. * RXON unassoc clears the station table in uCode, send it before
  154. * we add the bcast station. If assoc bit is set, we will send RXON
  155. * after having added the bcast and bssid station.
  156. */
  157. if (!new_assoc) {
  158. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  159. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  160. if (ret) {
  161. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  162. return ret;
  163. }
  164. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  165. }
  166. iwl_clear_stations_table(priv);
  167. priv->start_calib = 0;
  168. /* Add the broadcast address so we can send broadcast frames */
  169. priv->cfg->ops->lib->add_bcast_station(priv);
  170. /* If we have set the ASSOC_MSK and we are in BSS mode then
  171. * add the IWL_AP_ID to the station rate table */
  172. if (new_assoc) {
  173. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  174. ret = iwl_rxon_add_station(priv,
  175. priv->active_rxon.bssid_addr, 1);
  176. if (ret == IWL_INVALID_STATION) {
  177. IWL_ERR(priv,
  178. "Error adding AP address for TX.\n");
  179. return -EIO;
  180. }
  181. priv->assoc_station_added = 1;
  182. if (priv->default_wep_key &&
  183. iwl_send_static_wepkey_cmd(priv, 0))
  184. IWL_ERR(priv,
  185. "Could not send WEP static key.\n");
  186. }
  187. /*
  188. * allow CTS-to-self if possible for new association.
  189. * this is relevant only for 5000 series and up,
  190. * but will not damage 4965
  191. */
  192. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  193. /* Apply the new configuration
  194. * RXON assoc doesn't clear the station table in uCode,
  195. */
  196. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  197. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  198. if (ret) {
  199. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  200. return ret;
  201. }
  202. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  203. }
  204. iwl_print_rx_config_cmd(priv);
  205. iwl_init_sensitivity(priv);
  206. /* If we issue a new RXON command which required a tune then we must
  207. * send a new TXPOWER command or we won't be able to Tx any frames */
  208. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  209. if (ret) {
  210. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  211. return ret;
  212. }
  213. return 0;
  214. }
  215. void iwl_update_chain_flags(struct iwl_priv *priv)
  216. {
  217. if (priv->cfg->ops->hcmd->set_rxon_chain)
  218. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  219. iwlcore_commit_rxon(priv);
  220. }
  221. static void iwl_clear_free_frames(struct iwl_priv *priv)
  222. {
  223. struct list_head *element;
  224. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  225. priv->frames_count);
  226. while (!list_empty(&priv->free_frames)) {
  227. element = priv->free_frames.next;
  228. list_del(element);
  229. kfree(list_entry(element, struct iwl_frame, list));
  230. priv->frames_count--;
  231. }
  232. if (priv->frames_count) {
  233. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  234. priv->frames_count);
  235. priv->frames_count = 0;
  236. }
  237. }
  238. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  239. {
  240. struct iwl_frame *frame;
  241. struct list_head *element;
  242. if (list_empty(&priv->free_frames)) {
  243. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  244. if (!frame) {
  245. IWL_ERR(priv, "Could not allocate frame!\n");
  246. return NULL;
  247. }
  248. priv->frames_count++;
  249. return frame;
  250. }
  251. element = priv->free_frames.next;
  252. list_del(element);
  253. return list_entry(element, struct iwl_frame, list);
  254. }
  255. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  256. {
  257. memset(frame, 0, sizeof(*frame));
  258. list_add(&frame->list, &priv->free_frames);
  259. }
  260. static u32 iwl_fill_beacon_frame(struct iwl_priv *priv,
  261. struct ieee80211_hdr *hdr,
  262. int left)
  263. {
  264. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  265. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  266. (priv->iw_mode != NL80211_IFTYPE_AP)))
  267. return 0;
  268. if (priv->ibss_beacon->len > left)
  269. return 0;
  270. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  271. return priv->ibss_beacon->len;
  272. }
  273. /* Parse the beacon frame to find the TIM element and set tim_idx & tim_size */
  274. static void iwl_set_beacon_tim(struct iwl_priv *priv,
  275. struct iwl_tx_beacon_cmd *tx_beacon_cmd,
  276. u8 *beacon, u32 frame_size)
  277. {
  278. u16 tim_idx;
  279. struct ieee80211_mgmt *mgmt = (struct ieee80211_mgmt *)beacon;
  280. /*
  281. * The index is relative to frame start but we start looking at the
  282. * variable-length part of the beacon.
  283. */
  284. tim_idx = mgmt->u.beacon.variable - beacon;
  285. /* Parse variable-length elements of beacon to find WLAN_EID_TIM */
  286. while ((tim_idx < (frame_size - 2)) &&
  287. (beacon[tim_idx] != WLAN_EID_TIM))
  288. tim_idx += beacon[tim_idx+1] + 2;
  289. /* If TIM field was found, set variables */
  290. if ((tim_idx < (frame_size - 1)) && (beacon[tim_idx] == WLAN_EID_TIM)) {
  291. tx_beacon_cmd->tim_idx = cpu_to_le16(tim_idx);
  292. tx_beacon_cmd->tim_size = beacon[tim_idx+1];
  293. } else
  294. IWL_WARN(priv, "Unable to find TIM Element in beacon\n");
  295. }
  296. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  297. struct iwl_frame *frame)
  298. {
  299. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  300. u32 frame_size;
  301. u32 rate_flags;
  302. u32 rate;
  303. /*
  304. * We have to set up the TX command, the TX Beacon command, and the
  305. * beacon contents.
  306. */
  307. /* Initialize memory */
  308. tx_beacon_cmd = &frame->u.beacon;
  309. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  310. /* Set up TX beacon contents */
  311. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  312. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  313. if (WARN_ON_ONCE(frame_size > MAX_MPDU_SIZE))
  314. return 0;
  315. /* Set up TX command fields */
  316. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  317. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  318. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  319. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  320. TX_CMD_FLG_TSF_MSK | TX_CMD_FLG_STA_RATE_MSK;
  321. /* Set up TX beacon command fields */
  322. iwl_set_beacon_tim(priv, tx_beacon_cmd, (u8 *)tx_beacon_cmd->frame,
  323. frame_size);
  324. /* Set up packet rate and flags */
  325. rate = iwl_rate_get_lowest_plcp(priv);
  326. priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant);
  327. rate_flags = iwl_ant_idx_to_flags(priv->mgmt_tx_ant);
  328. if ((rate >= IWL_FIRST_CCK_RATE) && (rate <= IWL_LAST_CCK_RATE))
  329. rate_flags |= RATE_MCS_CCK_MSK;
  330. tx_beacon_cmd->tx.rate_n_flags = iwl_hw_set_rate_n_flags(rate,
  331. rate_flags);
  332. return sizeof(*tx_beacon_cmd) + frame_size;
  333. }
  334. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  335. {
  336. struct iwl_frame *frame;
  337. unsigned int frame_size;
  338. int rc;
  339. frame = iwl_get_free_frame(priv);
  340. if (!frame) {
  341. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  342. "command.\n");
  343. return -ENOMEM;
  344. }
  345. frame_size = iwl_hw_get_beacon_cmd(priv, frame);
  346. if (!frame_size) {
  347. IWL_ERR(priv, "Error configuring the beacon command\n");
  348. iwl_free_frame(priv, frame);
  349. return -EINVAL;
  350. }
  351. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  352. &frame->u.cmd[0]);
  353. iwl_free_frame(priv, frame);
  354. return rc;
  355. }
  356. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  357. {
  358. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  359. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  360. if (sizeof(dma_addr_t) > sizeof(u32))
  361. addr |=
  362. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  363. return addr;
  364. }
  365. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  366. {
  367. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  368. return le16_to_cpu(tb->hi_n_len) >> 4;
  369. }
  370. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  371. dma_addr_t addr, u16 len)
  372. {
  373. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  374. u16 hi_n_len = len << 4;
  375. put_unaligned_le32(addr, &tb->lo);
  376. if (sizeof(dma_addr_t) > sizeof(u32))
  377. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  378. tb->hi_n_len = cpu_to_le16(hi_n_len);
  379. tfd->num_tbs = idx + 1;
  380. }
  381. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  382. {
  383. return tfd->num_tbs & 0x1f;
  384. }
  385. /**
  386. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  387. * @priv - driver private data
  388. * @txq - tx queue
  389. *
  390. * Does NOT advance any TFD circular buffer read/write indexes
  391. * Does NOT free the TFD itself (which is within circular buffer)
  392. */
  393. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  394. {
  395. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  396. struct iwl_tfd *tfd;
  397. struct pci_dev *dev = priv->pci_dev;
  398. int index = txq->q.read_ptr;
  399. int i;
  400. int num_tbs;
  401. tfd = &tfd_tmp[index];
  402. /* Sanity check on number of chunks */
  403. num_tbs = iwl_tfd_get_num_tbs(tfd);
  404. if (num_tbs >= IWL_NUM_OF_TBS) {
  405. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  406. /* @todo issue fatal error, it is quite serious situation */
  407. return;
  408. }
  409. /* Unmap tx_cmd */
  410. if (num_tbs)
  411. pci_unmap_single(dev,
  412. pci_unmap_addr(&txq->meta[index], mapping),
  413. pci_unmap_len(&txq->meta[index], len),
  414. PCI_DMA_BIDIRECTIONAL);
  415. /* Unmap chunks, if any. */
  416. for (i = 1; i < num_tbs; i++) {
  417. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  418. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  419. if (txq->txb) {
  420. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  421. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  422. }
  423. }
  424. }
  425. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  426. struct iwl_tx_queue *txq,
  427. dma_addr_t addr, u16 len,
  428. u8 reset, u8 pad)
  429. {
  430. struct iwl_queue *q;
  431. struct iwl_tfd *tfd, *tfd_tmp;
  432. u32 num_tbs;
  433. q = &txq->q;
  434. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  435. tfd = &tfd_tmp[q->write_ptr];
  436. if (reset)
  437. memset(tfd, 0, sizeof(*tfd));
  438. num_tbs = iwl_tfd_get_num_tbs(tfd);
  439. /* Each TFD can point to a maximum 20 Tx buffers */
  440. if (num_tbs >= IWL_NUM_OF_TBS) {
  441. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  442. IWL_NUM_OF_TBS);
  443. return -EINVAL;
  444. }
  445. BUG_ON(addr & ~DMA_BIT_MASK(36));
  446. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  447. IWL_ERR(priv, "Unaligned address = %llx\n",
  448. (unsigned long long)addr);
  449. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  450. return 0;
  451. }
  452. /*
  453. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  454. * given Tx queue, and enable the DMA channel used for that queue.
  455. *
  456. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  457. * channels supported in hardware.
  458. */
  459. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  460. struct iwl_tx_queue *txq)
  461. {
  462. int txq_id = txq->q.id;
  463. /* Circular buffer (TFD queue in DRAM) physical base address */
  464. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  465. txq->q.dma_addr >> 8);
  466. return 0;
  467. }
  468. /******************************************************************************
  469. *
  470. * Generic RX handler implementations
  471. *
  472. ******************************************************************************/
  473. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  474. struct iwl_rx_mem_buffer *rxb)
  475. {
  476. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  477. struct iwl_alive_resp *palive;
  478. struct delayed_work *pwork;
  479. palive = &pkt->u.alive_frame;
  480. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  481. "0x%01X 0x%01X\n",
  482. palive->is_valid, palive->ver_type,
  483. palive->ver_subtype);
  484. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  485. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  486. memcpy(&priv->card_alive_init,
  487. &pkt->u.alive_frame,
  488. sizeof(struct iwl_init_alive_resp));
  489. pwork = &priv->init_alive_start;
  490. } else {
  491. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  492. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  493. sizeof(struct iwl_alive_resp));
  494. pwork = &priv->alive_start;
  495. }
  496. /* We delay the ALIVE response by 5ms to
  497. * give the HW RF Kill time to activate... */
  498. if (palive->is_valid == UCODE_VALID_OK)
  499. queue_delayed_work(priv->workqueue, pwork,
  500. msecs_to_jiffies(5));
  501. else
  502. IWL_WARN(priv, "uCode did not respond OK.\n");
  503. }
  504. static void iwl_bg_beacon_update(struct work_struct *work)
  505. {
  506. struct iwl_priv *priv =
  507. container_of(work, struct iwl_priv, beacon_update);
  508. struct sk_buff *beacon;
  509. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  510. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  511. if (!beacon) {
  512. IWL_ERR(priv, "update beacon failed\n");
  513. return;
  514. }
  515. mutex_lock(&priv->mutex);
  516. /* new beacon skb is allocated every time; dispose previous.*/
  517. if (priv->ibss_beacon)
  518. dev_kfree_skb(priv->ibss_beacon);
  519. priv->ibss_beacon = beacon;
  520. mutex_unlock(&priv->mutex);
  521. iwl_send_beacon_cmd(priv);
  522. }
  523. /**
  524. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  525. *
  526. * This callback is provided in order to send a statistics request.
  527. *
  528. * This timer function is continually reset to execute within
  529. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  530. * was received. We need to ensure we receive the statistics in order
  531. * to update the temperature used for calibrating the TXPOWER.
  532. */
  533. static void iwl_bg_statistics_periodic(unsigned long data)
  534. {
  535. struct iwl_priv *priv = (struct iwl_priv *)data;
  536. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  537. return;
  538. /* dont send host command if rf-kill is on */
  539. if (!iwl_is_ready_rf(priv))
  540. return;
  541. iwl_send_statistics_request(priv, CMD_ASYNC, false);
  542. }
  543. static void iwl_print_cont_event_trace(struct iwl_priv *priv, u32 base,
  544. u32 start_idx, u32 num_events,
  545. u32 mode)
  546. {
  547. u32 i;
  548. u32 ptr; /* SRAM byte address of log data */
  549. u32 ev, time, data; /* event log data */
  550. unsigned long reg_flags;
  551. if (mode == 0)
  552. ptr = base + (4 * sizeof(u32)) + (start_idx * 2 * sizeof(u32));
  553. else
  554. ptr = base + (4 * sizeof(u32)) + (start_idx * 3 * sizeof(u32));
  555. /* Make sure device is powered up for SRAM reads */
  556. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  557. if (iwl_grab_nic_access(priv)) {
  558. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  559. return;
  560. }
  561. /* Set starting address; reads will auto-increment */
  562. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  563. rmb();
  564. /*
  565. * "time" is actually "data" for mode 0 (no timestamp).
  566. * place event id # at far right for easier visual parsing.
  567. */
  568. for (i = 0; i < num_events; i++) {
  569. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  570. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  571. if (mode == 0) {
  572. trace_iwlwifi_dev_ucode_cont_event(priv,
  573. 0, time, ev);
  574. } else {
  575. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  576. trace_iwlwifi_dev_ucode_cont_event(priv,
  577. time, data, ev);
  578. }
  579. }
  580. /* Allow device to power down */
  581. iwl_release_nic_access(priv);
  582. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  583. }
  584. static void iwl_continuous_event_trace(struct iwl_priv *priv)
  585. {
  586. u32 capacity; /* event log capacity in # entries */
  587. u32 base; /* SRAM byte address of event log header */
  588. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  589. u32 num_wraps; /* # times uCode wrapped to top of log */
  590. u32 next_entry; /* index of next entry to be written by uCode */
  591. if (priv->ucode_type == UCODE_INIT)
  592. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  593. else
  594. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  595. if (priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  596. capacity = iwl_read_targ_mem(priv, base);
  597. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  598. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  599. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  600. } else
  601. return;
  602. if (num_wraps == priv->event_log.num_wraps) {
  603. iwl_print_cont_event_trace(priv,
  604. base, priv->event_log.next_entry,
  605. next_entry - priv->event_log.next_entry,
  606. mode);
  607. priv->event_log.non_wraps_count++;
  608. } else {
  609. if ((num_wraps - priv->event_log.num_wraps) > 1)
  610. priv->event_log.wraps_more_count++;
  611. else
  612. priv->event_log.wraps_once_count++;
  613. trace_iwlwifi_dev_ucode_wrap_event(priv,
  614. num_wraps - priv->event_log.num_wraps,
  615. next_entry, priv->event_log.next_entry);
  616. if (next_entry < priv->event_log.next_entry) {
  617. iwl_print_cont_event_trace(priv, base,
  618. priv->event_log.next_entry,
  619. capacity - priv->event_log.next_entry,
  620. mode);
  621. iwl_print_cont_event_trace(priv, base, 0,
  622. next_entry, mode);
  623. } else {
  624. iwl_print_cont_event_trace(priv, base,
  625. next_entry, capacity - next_entry,
  626. mode);
  627. iwl_print_cont_event_trace(priv, base, 0,
  628. next_entry, mode);
  629. }
  630. }
  631. priv->event_log.num_wraps = num_wraps;
  632. priv->event_log.next_entry = next_entry;
  633. }
  634. /**
  635. * iwl_bg_ucode_trace - Timer callback to log ucode event
  636. *
  637. * The timer is continually set to execute every
  638. * UCODE_TRACE_PERIOD milliseconds after the last timer expired
  639. * this function is to perform continuous uCode event logging operation
  640. * if enabled
  641. */
  642. static void iwl_bg_ucode_trace(unsigned long data)
  643. {
  644. struct iwl_priv *priv = (struct iwl_priv *)data;
  645. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  646. return;
  647. if (priv->event_log.ucode_trace) {
  648. iwl_continuous_event_trace(priv);
  649. /* Reschedule the timer to occur in UCODE_TRACE_PERIOD */
  650. mod_timer(&priv->ucode_trace,
  651. jiffies + msecs_to_jiffies(UCODE_TRACE_PERIOD));
  652. }
  653. }
  654. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  655. struct iwl_rx_mem_buffer *rxb)
  656. {
  657. #ifdef CONFIG_IWLWIFI_DEBUG
  658. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  659. struct iwl4965_beacon_notif *beacon =
  660. (struct iwl4965_beacon_notif *)pkt->u.raw;
  661. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  662. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  663. "tsf %d %d rate %d\n",
  664. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  665. beacon->beacon_notify_hdr.failure_frame,
  666. le32_to_cpu(beacon->ibss_mgr_status),
  667. le32_to_cpu(beacon->high_tsf),
  668. le32_to_cpu(beacon->low_tsf), rate);
  669. #endif
  670. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  671. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  672. queue_work(priv->workqueue, &priv->beacon_update);
  673. }
  674. /* Handle notification from uCode that card's power state is changing
  675. * due to software, hardware, or critical temperature RFKILL */
  676. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  677. struct iwl_rx_mem_buffer *rxb)
  678. {
  679. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  680. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  681. unsigned long status = priv->status;
  682. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s CT:%s\n",
  683. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  684. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  685. (flags & CT_CARD_DISABLED) ?
  686. "Reached" : "Not reached");
  687. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  688. CT_CARD_DISABLED)) {
  689. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  690. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  691. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  692. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  693. if (!(flags & RXON_CARD_DISABLED)) {
  694. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  695. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  696. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  697. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  698. }
  699. if (flags & CT_CARD_DISABLED)
  700. iwl_tt_enter_ct_kill(priv);
  701. }
  702. if (!(flags & CT_CARD_DISABLED))
  703. iwl_tt_exit_ct_kill(priv);
  704. if (flags & HW_CARD_DISABLED)
  705. set_bit(STATUS_RF_KILL_HW, &priv->status);
  706. else
  707. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  708. if (!(flags & RXON_CARD_DISABLED))
  709. iwl_scan_cancel(priv);
  710. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  711. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  712. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  713. test_bit(STATUS_RF_KILL_HW, &priv->status));
  714. else
  715. wake_up_interruptible(&priv->wait_command_queue);
  716. }
  717. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  718. {
  719. if (src == IWL_PWR_SRC_VAUX) {
  720. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  721. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  722. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  723. ~APMG_PS_CTRL_MSK_PWR_SRC);
  724. } else {
  725. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  726. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  727. ~APMG_PS_CTRL_MSK_PWR_SRC);
  728. }
  729. return 0;
  730. }
  731. /**
  732. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  733. *
  734. * Setup the RX handlers for each of the reply types sent from the uCode
  735. * to the host.
  736. *
  737. * This function chains into the hardware specific files for them to setup
  738. * any hardware specific handlers as well.
  739. */
  740. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  741. {
  742. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  743. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  744. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  745. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  746. iwl_rx_spectrum_measure_notif;
  747. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  748. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  749. iwl_rx_pm_debug_statistics_notif;
  750. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  751. /*
  752. * The same handler is used for both the REPLY to a discrete
  753. * statistics request from the host as well as for the periodic
  754. * statistics notifications (after received beacons) from the uCode.
  755. */
  756. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_reply_statistics;
  757. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  758. iwl_setup_rx_scan_handlers(priv);
  759. /* status change handler */
  760. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  761. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  762. iwl_rx_missed_beacon_notif;
  763. /* Rx handlers */
  764. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  765. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  766. /* block ack */
  767. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  768. /* Set up hardware specific Rx handlers */
  769. priv->cfg->ops->lib->rx_handler_setup(priv);
  770. }
  771. /**
  772. * iwl_rx_handle - Main entry function for receiving responses from uCode
  773. *
  774. * Uses the priv->rx_handlers callback function array to invoke
  775. * the appropriate handlers, including command responses,
  776. * frame-received notifications, and other notifications.
  777. */
  778. void iwl_rx_handle(struct iwl_priv *priv)
  779. {
  780. struct iwl_rx_mem_buffer *rxb;
  781. struct iwl_rx_packet *pkt;
  782. struct iwl_rx_queue *rxq = &priv->rxq;
  783. u32 r, i;
  784. int reclaim;
  785. unsigned long flags;
  786. u8 fill_rx = 0;
  787. u32 count = 8;
  788. int total_empty;
  789. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  790. * buffer that the driver may process (last buffer filled by ucode). */
  791. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  792. i = rxq->read;
  793. /* Rx interrupt, but nothing sent from uCode */
  794. if (i == r)
  795. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  796. /* calculate total frames need to be restock after handling RX */
  797. total_empty = r - rxq->write_actual;
  798. if (total_empty < 0)
  799. total_empty += RX_QUEUE_SIZE;
  800. if (total_empty > (RX_QUEUE_SIZE / 2))
  801. fill_rx = 1;
  802. while (i != r) {
  803. rxb = rxq->queue[i];
  804. /* If an RXB doesn't have a Rx queue slot associated with it,
  805. * then a bug has been introduced in the queue refilling
  806. * routines -- catch it here */
  807. BUG_ON(rxb == NULL);
  808. rxq->queue[i] = NULL;
  809. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  810. PAGE_SIZE << priv->hw_params.rx_page_order,
  811. PCI_DMA_FROMDEVICE);
  812. pkt = rxb_addr(rxb);
  813. trace_iwlwifi_dev_rx(priv, pkt,
  814. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  815. /* Reclaim a command buffer only if this packet is a response
  816. * to a (driver-originated) command.
  817. * If the packet (e.g. Rx frame) originated from uCode,
  818. * there is no command buffer to reclaim.
  819. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  820. * but apparently a few don't get set; catch them here. */
  821. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  822. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  823. (pkt->hdr.cmd != REPLY_RX) &&
  824. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  825. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  826. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  827. (pkt->hdr.cmd != REPLY_TX);
  828. /* Based on type of command response or notification,
  829. * handle those that need handling via function in
  830. * rx_handlers table. See iwl_setup_rx_handlers() */
  831. if (priv->rx_handlers[pkt->hdr.cmd]) {
  832. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  833. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  834. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  835. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  836. } else {
  837. /* No handling needed */
  838. IWL_DEBUG_RX(priv,
  839. "r %d i %d No handler needed for %s, 0x%02x\n",
  840. r, i, get_cmd_string(pkt->hdr.cmd),
  841. pkt->hdr.cmd);
  842. }
  843. /*
  844. * XXX: After here, we should always check rxb->page
  845. * against NULL before touching it or its virtual
  846. * memory (pkt). Because some rx_handler might have
  847. * already taken or freed the pages.
  848. */
  849. if (reclaim) {
  850. /* Invoke any callbacks, transfer the buffer to caller,
  851. * and fire off the (possibly) blocking iwl_send_cmd()
  852. * as we reclaim the driver command queue */
  853. if (rxb->page)
  854. iwl_tx_cmd_complete(priv, rxb);
  855. else
  856. IWL_WARN(priv, "Claim null rxb?\n");
  857. }
  858. /* Reuse the page if possible. For notification packets and
  859. * SKBs that fail to Rx correctly, add them back into the
  860. * rx_free list for reuse later. */
  861. spin_lock_irqsave(&rxq->lock, flags);
  862. if (rxb->page != NULL) {
  863. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  864. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  865. PCI_DMA_FROMDEVICE);
  866. list_add_tail(&rxb->list, &rxq->rx_free);
  867. rxq->free_count++;
  868. } else
  869. list_add_tail(&rxb->list, &rxq->rx_used);
  870. spin_unlock_irqrestore(&rxq->lock, flags);
  871. i = (i + 1) & RX_QUEUE_MASK;
  872. /* If there are a lot of unused frames,
  873. * restock the Rx queue so ucode wont assert. */
  874. if (fill_rx) {
  875. count++;
  876. if (count >= 8) {
  877. rxq->read = i;
  878. iwl_rx_replenish_now(priv);
  879. count = 0;
  880. }
  881. }
  882. }
  883. /* Backtrack one entry */
  884. rxq->read = i;
  885. if (fill_rx)
  886. iwl_rx_replenish_now(priv);
  887. else
  888. iwl_rx_queue_restock(priv);
  889. }
  890. /* call this function to flush any scheduled tasklet */
  891. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  892. {
  893. /* wait to make sure we flush pending tasklet*/
  894. synchronize_irq(priv->pci_dev->irq);
  895. tasklet_kill(&priv->irq_tasklet);
  896. }
  897. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  898. {
  899. u32 inta, handled = 0;
  900. u32 inta_fh;
  901. unsigned long flags;
  902. u32 i;
  903. #ifdef CONFIG_IWLWIFI_DEBUG
  904. u32 inta_mask;
  905. #endif
  906. spin_lock_irqsave(&priv->lock, flags);
  907. /* Ack/clear/reset pending uCode interrupts.
  908. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  909. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  910. inta = iwl_read32(priv, CSR_INT);
  911. iwl_write32(priv, CSR_INT, inta);
  912. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  913. * Any new interrupts that happen after this, either while we're
  914. * in this tasklet, or later, will show up in next ISR/tasklet. */
  915. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  916. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  917. #ifdef CONFIG_IWLWIFI_DEBUG
  918. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  919. /* just for debug */
  920. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  921. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  922. inta, inta_mask, inta_fh);
  923. }
  924. #endif
  925. spin_unlock_irqrestore(&priv->lock, flags);
  926. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  927. * atomic, make sure that inta covers all the interrupts that
  928. * we've discovered, even if FH interrupt came in just after
  929. * reading CSR_INT. */
  930. if (inta_fh & CSR49_FH_INT_RX_MASK)
  931. inta |= CSR_INT_BIT_FH_RX;
  932. if (inta_fh & CSR49_FH_INT_TX_MASK)
  933. inta |= CSR_INT_BIT_FH_TX;
  934. /* Now service all interrupt bits discovered above. */
  935. if (inta & CSR_INT_BIT_HW_ERR) {
  936. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  937. /* Tell the device to stop sending interrupts */
  938. iwl_disable_interrupts(priv);
  939. priv->isr_stats.hw++;
  940. iwl_irq_handle_error(priv);
  941. handled |= CSR_INT_BIT_HW_ERR;
  942. return;
  943. }
  944. #ifdef CONFIG_IWLWIFI_DEBUG
  945. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  946. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  947. if (inta & CSR_INT_BIT_SCD) {
  948. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  949. "the frame/frames.\n");
  950. priv->isr_stats.sch++;
  951. }
  952. /* Alive notification via Rx interrupt will do the real work */
  953. if (inta & CSR_INT_BIT_ALIVE) {
  954. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  955. priv->isr_stats.alive++;
  956. }
  957. }
  958. #endif
  959. /* Safely ignore these bits for debug checks below */
  960. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  961. /* HW RF KILL switch toggled */
  962. if (inta & CSR_INT_BIT_RF_KILL) {
  963. int hw_rf_kill = 0;
  964. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  965. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  966. hw_rf_kill = 1;
  967. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  968. hw_rf_kill ? "disable radio" : "enable radio");
  969. priv->isr_stats.rfkill++;
  970. /* driver only loads ucode once setting the interface up.
  971. * the driver allows loading the ucode even if the radio
  972. * is killed. Hence update the killswitch state here. The
  973. * rfkill handler will care about restarting if needed.
  974. */
  975. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  976. if (hw_rf_kill)
  977. set_bit(STATUS_RF_KILL_HW, &priv->status);
  978. else
  979. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  980. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  981. }
  982. handled |= CSR_INT_BIT_RF_KILL;
  983. }
  984. /* Chip got too hot and stopped itself */
  985. if (inta & CSR_INT_BIT_CT_KILL) {
  986. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  987. priv->isr_stats.ctkill++;
  988. handled |= CSR_INT_BIT_CT_KILL;
  989. }
  990. /* Error detected by uCode */
  991. if (inta & CSR_INT_BIT_SW_ERR) {
  992. IWL_ERR(priv, "Microcode SW error detected. "
  993. " Restarting 0x%X.\n", inta);
  994. priv->isr_stats.sw++;
  995. priv->isr_stats.sw_err = inta;
  996. iwl_irq_handle_error(priv);
  997. handled |= CSR_INT_BIT_SW_ERR;
  998. }
  999. /*
  1000. * uCode wakes up after power-down sleep.
  1001. * Tell device about any new tx or host commands enqueued,
  1002. * and about any Rx buffers made available while asleep.
  1003. */
  1004. if (inta & CSR_INT_BIT_WAKEUP) {
  1005. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1006. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1007. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1008. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1009. priv->isr_stats.wakeup++;
  1010. handled |= CSR_INT_BIT_WAKEUP;
  1011. }
  1012. /* All uCode command responses, including Tx command responses,
  1013. * Rx "responses" (frame-received notification), and other
  1014. * notifications from uCode come through here*/
  1015. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1016. iwl_rx_handle(priv);
  1017. priv->isr_stats.rx++;
  1018. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1019. }
  1020. /* This "Tx" DMA channel is used only for loading uCode */
  1021. if (inta & CSR_INT_BIT_FH_TX) {
  1022. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1023. priv->isr_stats.tx++;
  1024. handled |= CSR_INT_BIT_FH_TX;
  1025. /* Wake up uCode load routine, now that load is complete */
  1026. priv->ucode_write_complete = 1;
  1027. wake_up_interruptible(&priv->wait_command_queue);
  1028. }
  1029. if (inta & ~handled) {
  1030. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1031. priv->isr_stats.unhandled++;
  1032. }
  1033. if (inta & ~(priv->inta_mask)) {
  1034. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1035. inta & ~priv->inta_mask);
  1036. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1037. }
  1038. /* Re-enable all interrupts */
  1039. /* only Re-enable if diabled by irq */
  1040. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1041. iwl_enable_interrupts(priv);
  1042. #ifdef CONFIG_IWLWIFI_DEBUG
  1043. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1044. inta = iwl_read32(priv, CSR_INT);
  1045. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1046. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1047. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1048. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1049. }
  1050. #endif
  1051. }
  1052. /* tasklet for iwlagn interrupt */
  1053. static void iwl_irq_tasklet(struct iwl_priv *priv)
  1054. {
  1055. u32 inta = 0;
  1056. u32 handled = 0;
  1057. unsigned long flags;
  1058. u32 i;
  1059. #ifdef CONFIG_IWLWIFI_DEBUG
  1060. u32 inta_mask;
  1061. #endif
  1062. spin_lock_irqsave(&priv->lock, flags);
  1063. /* Ack/clear/reset pending uCode interrupts.
  1064. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1065. */
  1066. /* There is a hardware bug in the interrupt mask function that some
  1067. * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if
  1068. * they are disabled in the CSR_INT_MASK register. Furthermore the
  1069. * ICT interrupt handling mechanism has another bug that might cause
  1070. * these unmasked interrupts fail to be detected. We workaround the
  1071. * hardware bugs here by ACKing all the possible interrupts so that
  1072. * interrupt coalescing can still be achieved.
  1073. */
  1074. iwl_write32(priv, CSR_INT, priv->inta | ~priv->inta_mask);
  1075. inta = priv->inta;
  1076. #ifdef CONFIG_IWLWIFI_DEBUG
  1077. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1078. /* just for debug */
  1079. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1080. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  1081. inta, inta_mask);
  1082. }
  1083. #endif
  1084. spin_unlock_irqrestore(&priv->lock, flags);
  1085. /* saved interrupt in inta variable now we can reset priv->inta */
  1086. priv->inta = 0;
  1087. /* Now service all interrupt bits discovered above. */
  1088. if (inta & CSR_INT_BIT_HW_ERR) {
  1089. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1090. /* Tell the device to stop sending interrupts */
  1091. iwl_disable_interrupts(priv);
  1092. priv->isr_stats.hw++;
  1093. iwl_irq_handle_error(priv);
  1094. handled |= CSR_INT_BIT_HW_ERR;
  1095. return;
  1096. }
  1097. #ifdef CONFIG_IWLWIFI_DEBUG
  1098. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1099. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1100. if (inta & CSR_INT_BIT_SCD) {
  1101. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1102. "the frame/frames.\n");
  1103. priv->isr_stats.sch++;
  1104. }
  1105. /* Alive notification via Rx interrupt will do the real work */
  1106. if (inta & CSR_INT_BIT_ALIVE) {
  1107. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1108. priv->isr_stats.alive++;
  1109. }
  1110. }
  1111. #endif
  1112. /* Safely ignore these bits for debug checks below */
  1113. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1114. /* HW RF KILL switch toggled */
  1115. if (inta & CSR_INT_BIT_RF_KILL) {
  1116. int hw_rf_kill = 0;
  1117. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1118. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1119. hw_rf_kill = 1;
  1120. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  1121. hw_rf_kill ? "disable radio" : "enable radio");
  1122. priv->isr_stats.rfkill++;
  1123. /* driver only loads ucode once setting the interface up.
  1124. * the driver allows loading the ucode even if the radio
  1125. * is killed. Hence update the killswitch state here. The
  1126. * rfkill handler will care about restarting if needed.
  1127. */
  1128. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1129. if (hw_rf_kill)
  1130. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1131. else
  1132. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1133. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  1134. }
  1135. handled |= CSR_INT_BIT_RF_KILL;
  1136. }
  1137. /* Chip got too hot and stopped itself */
  1138. if (inta & CSR_INT_BIT_CT_KILL) {
  1139. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1140. priv->isr_stats.ctkill++;
  1141. handled |= CSR_INT_BIT_CT_KILL;
  1142. }
  1143. /* Error detected by uCode */
  1144. if (inta & CSR_INT_BIT_SW_ERR) {
  1145. IWL_ERR(priv, "Microcode SW error detected. "
  1146. " Restarting 0x%X.\n", inta);
  1147. priv->isr_stats.sw++;
  1148. priv->isr_stats.sw_err = inta;
  1149. iwl_irq_handle_error(priv);
  1150. handled |= CSR_INT_BIT_SW_ERR;
  1151. }
  1152. /* uCode wakes up after power-down sleep */
  1153. if (inta & CSR_INT_BIT_WAKEUP) {
  1154. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1155. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1156. for (i = 0; i < priv->hw_params.max_txq_num; i++)
  1157. iwl_txq_update_write_ptr(priv, &priv->txq[i]);
  1158. priv->isr_stats.wakeup++;
  1159. handled |= CSR_INT_BIT_WAKEUP;
  1160. }
  1161. /* All uCode command responses, including Tx command responses,
  1162. * Rx "responses" (frame-received notification), and other
  1163. * notifications from uCode come through here*/
  1164. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1165. CSR_INT_BIT_RX_PERIODIC)) {
  1166. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1167. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1168. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1169. iwl_write32(priv, CSR_FH_INT_STATUS,
  1170. CSR49_FH_INT_RX_MASK);
  1171. }
  1172. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1173. handled |= CSR_INT_BIT_RX_PERIODIC;
  1174. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1175. }
  1176. /* Sending RX interrupt require many steps to be done in the
  1177. * the device:
  1178. * 1- write interrupt to current index in ICT table.
  1179. * 2- dma RX frame.
  1180. * 3- update RX shared data to indicate last write index.
  1181. * 4- send interrupt.
  1182. * This could lead to RX race, driver could receive RX interrupt
  1183. * but the shared data changes does not reflect this;
  1184. * periodic interrupt will detect any dangling Rx activity.
  1185. */
  1186. /* Disable periodic interrupt; we use it as just a one-shot. */
  1187. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1188. CSR_INT_PERIODIC_DIS);
  1189. iwl_rx_handle(priv);
  1190. /*
  1191. * Enable periodic interrupt in 8 msec only if we received
  1192. * real RX interrupt (instead of just periodic int), to catch
  1193. * any dangling Rx interrupt. If it was just the periodic
  1194. * interrupt, there was no dangling Rx activity, and no need
  1195. * to extend the periodic interrupt; one-shot is enough.
  1196. */
  1197. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1198. iwl_write8(priv, CSR_INT_PERIODIC_REG,
  1199. CSR_INT_PERIODIC_ENA);
  1200. priv->isr_stats.rx++;
  1201. }
  1202. /* This "Tx" DMA channel is used only for loading uCode */
  1203. if (inta & CSR_INT_BIT_FH_TX) {
  1204. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1205. IWL_DEBUG_ISR(priv, "uCode load interrupt\n");
  1206. priv->isr_stats.tx++;
  1207. handled |= CSR_INT_BIT_FH_TX;
  1208. /* Wake up uCode load routine, now that load is complete */
  1209. priv->ucode_write_complete = 1;
  1210. wake_up_interruptible(&priv->wait_command_queue);
  1211. }
  1212. if (inta & ~handled) {
  1213. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1214. priv->isr_stats.unhandled++;
  1215. }
  1216. if (inta & ~(priv->inta_mask)) {
  1217. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1218. inta & ~priv->inta_mask);
  1219. }
  1220. /* Re-enable all interrupts */
  1221. /* only Re-enable if diabled by irq */
  1222. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1223. iwl_enable_interrupts(priv);
  1224. }
  1225. /******************************************************************************
  1226. *
  1227. * uCode download functions
  1228. *
  1229. ******************************************************************************/
  1230. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1231. {
  1232. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1233. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1234. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1235. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1236. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1237. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1238. }
  1239. static void iwl_nic_start(struct iwl_priv *priv)
  1240. {
  1241. /* Remove all resets to allow NIC to operate */
  1242. iwl_write32(priv, CSR_RESET, 0);
  1243. }
  1244. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context);
  1245. static int iwl_mac_setup_register(struct iwl_priv *priv);
  1246. static int __must_check iwl_request_firmware(struct iwl_priv *priv, bool first)
  1247. {
  1248. const char *name_pre = priv->cfg->fw_name_pre;
  1249. if (first)
  1250. priv->fw_index = priv->cfg->ucode_api_max;
  1251. else
  1252. priv->fw_index--;
  1253. if (priv->fw_index < priv->cfg->ucode_api_min) {
  1254. IWL_ERR(priv, "no suitable firmware found!\n");
  1255. return -ENOENT;
  1256. }
  1257. sprintf(priv->firmware_name, "%s%d%s",
  1258. name_pre, priv->fw_index, ".ucode");
  1259. IWL_DEBUG_INFO(priv, "attempting to load firmware '%s'\n",
  1260. priv->firmware_name);
  1261. return request_firmware_nowait(THIS_MODULE, 1, priv->firmware_name,
  1262. &priv->pci_dev->dev, GFP_KERNEL, priv,
  1263. iwl_ucode_callback);
  1264. }
  1265. /**
  1266. * iwl_ucode_callback - callback when firmware was loaded
  1267. *
  1268. * If loaded successfully, copies the firmware into buffers
  1269. * for the card to fetch (via DMA).
  1270. */
  1271. static void iwl_ucode_callback(const struct firmware *ucode_raw, void *context)
  1272. {
  1273. struct iwl_priv *priv = context;
  1274. struct iwl_ucode_header *ucode;
  1275. const unsigned int api_max = priv->cfg->ucode_api_max;
  1276. const unsigned int api_min = priv->cfg->ucode_api_min;
  1277. u8 *src;
  1278. size_t len;
  1279. u32 api_ver, build;
  1280. u32 inst_size, data_size, init_size, init_data_size, boot_size;
  1281. int err;
  1282. u16 eeprom_ver;
  1283. if (!ucode_raw) {
  1284. IWL_ERR(priv, "request for firmware file '%s' failed.\n",
  1285. priv->firmware_name);
  1286. goto try_again;
  1287. }
  1288. IWL_DEBUG_INFO(priv, "Loaded firmware file '%s' (%zd bytes).\n",
  1289. priv->firmware_name, ucode_raw->size);
  1290. /* Make sure that we got at least the v1 header! */
  1291. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1292. IWL_ERR(priv, "File size way too small!\n");
  1293. goto try_again;
  1294. }
  1295. /* Data from ucode file: header followed by uCode images */
  1296. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1297. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1298. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1299. build = priv->cfg->ops->ucode->get_build(ucode, api_ver);
  1300. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1301. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1302. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1303. init_data_size =
  1304. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1305. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1306. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1307. /* api_ver should match the api version forming part of the
  1308. * firmware filename ... but we don't check for that and only rely
  1309. * on the API version read from firmware header from here on forward */
  1310. if (api_ver < api_min || api_ver > api_max) {
  1311. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1312. "Driver supports v%u, firmware is v%u.\n",
  1313. api_max, api_ver);
  1314. goto try_again;
  1315. }
  1316. if (api_ver != api_max)
  1317. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1318. "got v%u. New firmware can be obtained "
  1319. "from http://www.intellinuxwireless.org.\n",
  1320. api_max, api_ver);
  1321. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1322. IWL_UCODE_MAJOR(priv->ucode_ver),
  1323. IWL_UCODE_MINOR(priv->ucode_ver),
  1324. IWL_UCODE_API(priv->ucode_ver),
  1325. IWL_UCODE_SERIAL(priv->ucode_ver));
  1326. snprintf(priv->hw->wiphy->fw_version,
  1327. sizeof(priv->hw->wiphy->fw_version),
  1328. "%u.%u.%u.%u",
  1329. IWL_UCODE_MAJOR(priv->ucode_ver),
  1330. IWL_UCODE_MINOR(priv->ucode_ver),
  1331. IWL_UCODE_API(priv->ucode_ver),
  1332. IWL_UCODE_SERIAL(priv->ucode_ver));
  1333. if (build)
  1334. IWL_DEBUG_INFO(priv, "Build %u\n", build);
  1335. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1336. IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
  1337. (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
  1338. ? "OTP" : "EEPROM", eeprom_ver);
  1339. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1340. priv->ucode_ver);
  1341. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1342. inst_size);
  1343. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1344. data_size);
  1345. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1346. init_size);
  1347. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1348. init_data_size);
  1349. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1350. boot_size);
  1351. /*
  1352. * For any of the failures below (before allocating pci memory)
  1353. * we will try to load a version with a smaller API -- maybe the
  1354. * user just got a corrupted version of the latest API.
  1355. */
  1356. /* Verify size of file vs. image size info in file's header */
  1357. if (ucode_raw->size !=
  1358. priv->cfg->ops->ucode->get_header_size(api_ver) +
  1359. inst_size + data_size + init_size +
  1360. init_data_size + boot_size) {
  1361. IWL_DEBUG_INFO(priv,
  1362. "uCode file size %d does not match expected size\n",
  1363. (int)ucode_raw->size);
  1364. goto try_again;
  1365. }
  1366. /* Verify that uCode images will fit in card's SRAM */
  1367. if (inst_size > priv->hw_params.max_inst_size) {
  1368. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1369. inst_size);
  1370. goto try_again;
  1371. }
  1372. if (data_size > priv->hw_params.max_data_size) {
  1373. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1374. data_size);
  1375. goto try_again;
  1376. }
  1377. if (init_size > priv->hw_params.max_inst_size) {
  1378. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1379. init_size);
  1380. goto try_again;
  1381. }
  1382. if (init_data_size > priv->hw_params.max_data_size) {
  1383. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1384. init_data_size);
  1385. goto try_again;
  1386. }
  1387. if (boot_size > priv->hw_params.max_bsm_size) {
  1388. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1389. boot_size);
  1390. goto try_again;
  1391. }
  1392. /* Allocate ucode buffers for card's bus-master loading ... */
  1393. /* Runtime instructions and 2 copies of data:
  1394. * 1) unmodified from disk
  1395. * 2) backup cache for save/restore during power-downs */
  1396. priv->ucode_code.len = inst_size;
  1397. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1398. priv->ucode_data.len = data_size;
  1399. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1400. priv->ucode_data_backup.len = data_size;
  1401. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1402. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1403. !priv->ucode_data_backup.v_addr)
  1404. goto err_pci_alloc;
  1405. /* Initialization instructions and data */
  1406. if (init_size && init_data_size) {
  1407. priv->ucode_init.len = init_size;
  1408. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1409. priv->ucode_init_data.len = init_data_size;
  1410. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1411. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1412. goto err_pci_alloc;
  1413. }
  1414. /* Bootstrap (instructions only, no data) */
  1415. if (boot_size) {
  1416. priv->ucode_boot.len = boot_size;
  1417. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1418. if (!priv->ucode_boot.v_addr)
  1419. goto err_pci_alloc;
  1420. }
  1421. /* Copy images into buffers for card's bus-master reads ... */
  1422. /* Runtime instructions (first block of data in file) */
  1423. len = inst_size;
  1424. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1425. memcpy(priv->ucode_code.v_addr, src, len);
  1426. src += len;
  1427. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1428. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1429. /* Runtime data (2nd block)
  1430. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1431. len = data_size;
  1432. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1433. memcpy(priv->ucode_data.v_addr, src, len);
  1434. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1435. src += len;
  1436. /* Initialization instructions (3rd block) */
  1437. if (init_size) {
  1438. len = init_size;
  1439. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1440. len);
  1441. memcpy(priv->ucode_init.v_addr, src, len);
  1442. src += len;
  1443. }
  1444. /* Initialization data (4th block) */
  1445. if (init_data_size) {
  1446. len = init_data_size;
  1447. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1448. len);
  1449. memcpy(priv->ucode_init_data.v_addr, src, len);
  1450. src += len;
  1451. }
  1452. /* Bootstrap instructions (5th block) */
  1453. len = boot_size;
  1454. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1455. memcpy(priv->ucode_boot.v_addr, src, len);
  1456. /**************************************************
  1457. * This is still part of probe() in a sense...
  1458. *
  1459. * 9. Setup and register with mac80211 and debugfs
  1460. **************************************************/
  1461. err = iwl_mac_setup_register(priv);
  1462. if (err)
  1463. goto out_unbind;
  1464. err = iwl_dbgfs_register(priv, DRV_NAME);
  1465. if (err)
  1466. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  1467. /* We have our copies now, allow OS release its copies */
  1468. release_firmware(ucode_raw);
  1469. return;
  1470. try_again:
  1471. /* try next, if any */
  1472. if (iwl_request_firmware(priv, false))
  1473. goto out_unbind;
  1474. release_firmware(ucode_raw);
  1475. return;
  1476. err_pci_alloc:
  1477. IWL_ERR(priv, "failed to allocate pci memory\n");
  1478. iwl_dealloc_ucode_pci(priv);
  1479. out_unbind:
  1480. device_release_driver(&priv->pci_dev->dev);
  1481. release_firmware(ucode_raw);
  1482. }
  1483. static const char *desc_lookup_text[] = {
  1484. "OK",
  1485. "FAIL",
  1486. "BAD_PARAM",
  1487. "BAD_CHECKSUM",
  1488. "NMI_INTERRUPT_WDG",
  1489. "SYSASSERT",
  1490. "FATAL_ERROR",
  1491. "BAD_COMMAND",
  1492. "HW_ERROR_TUNE_LOCK",
  1493. "HW_ERROR_TEMPERATURE",
  1494. "ILLEGAL_CHAN_FREQ",
  1495. "VCC_NOT_STABLE",
  1496. "FH_ERROR",
  1497. "NMI_INTERRUPT_HOST",
  1498. "NMI_INTERRUPT_ACTION_PT",
  1499. "NMI_INTERRUPT_UNKNOWN",
  1500. "UCODE_VERSION_MISMATCH",
  1501. "HW_ERROR_ABS_LOCK",
  1502. "HW_ERROR_CAL_LOCK_FAIL",
  1503. "NMI_INTERRUPT_INST_ACTION_PT",
  1504. "NMI_INTERRUPT_DATA_ACTION_PT",
  1505. "NMI_TRM_HW_ER",
  1506. "NMI_INTERRUPT_TRM",
  1507. "NMI_INTERRUPT_BREAK_POINT"
  1508. "DEBUG_0",
  1509. "DEBUG_1",
  1510. "DEBUG_2",
  1511. "DEBUG_3",
  1512. "ADVANCED SYSASSERT"
  1513. };
  1514. static const char *desc_lookup(int i)
  1515. {
  1516. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1517. if (i < 0 || i > max)
  1518. i = max;
  1519. return desc_lookup_text[i];
  1520. }
  1521. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1522. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1523. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1524. {
  1525. u32 data2, line;
  1526. u32 desc, time, count, base, data1;
  1527. u32 blink1, blink2, ilink1, ilink2;
  1528. if (priv->ucode_type == UCODE_INIT)
  1529. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1530. else
  1531. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1532. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1533. IWL_ERR(priv,
  1534. "Not valid error log pointer 0x%08X for %s uCode\n",
  1535. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1536. return;
  1537. }
  1538. count = iwl_read_targ_mem(priv, base);
  1539. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1540. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1541. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1542. priv->status, count);
  1543. }
  1544. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1545. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1546. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1547. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1548. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1549. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1550. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1551. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1552. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1553. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1554. blink1, blink2, ilink1, ilink2);
  1555. IWL_ERR(priv, "Desc Time "
  1556. "data1 data2 line\n");
  1557. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1558. desc_lookup(desc), desc, time, data1, data2, line);
  1559. IWL_ERR(priv, "blink1 blink2 ilink1 ilink2\n");
  1560. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  1561. ilink1, ilink2);
  1562. }
  1563. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1564. /**
  1565. * iwl_print_event_log - Dump error event log to syslog
  1566. *
  1567. */
  1568. static int iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1569. u32 num_events, u32 mode,
  1570. int pos, char **buf, size_t bufsz)
  1571. {
  1572. u32 i;
  1573. u32 base; /* SRAM byte address of event log header */
  1574. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1575. u32 ptr; /* SRAM byte address of log data */
  1576. u32 ev, time, data; /* event log data */
  1577. unsigned long reg_flags;
  1578. if (num_events == 0)
  1579. return pos;
  1580. if (priv->ucode_type == UCODE_INIT)
  1581. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1582. else
  1583. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1584. if (mode == 0)
  1585. event_size = 2 * sizeof(u32);
  1586. else
  1587. event_size = 3 * sizeof(u32);
  1588. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1589. /* Make sure device is powered up for SRAM reads */
  1590. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1591. iwl_grab_nic_access(priv);
  1592. /* Set starting address; reads will auto-increment */
  1593. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1594. rmb();
  1595. /* "time" is actually "data" for mode 0 (no timestamp).
  1596. * place event id # at far right for easier visual parsing. */
  1597. for (i = 0; i < num_events; i++) {
  1598. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1599. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1600. if (mode == 0) {
  1601. /* data, ev */
  1602. if (bufsz) {
  1603. pos += scnprintf(*buf + pos, bufsz - pos,
  1604. "EVT_LOG:0x%08x:%04u\n",
  1605. time, ev);
  1606. } else {
  1607. trace_iwlwifi_dev_ucode_event(priv, 0,
  1608. time, ev);
  1609. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n",
  1610. time, ev);
  1611. }
  1612. } else {
  1613. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1614. if (bufsz) {
  1615. pos += scnprintf(*buf + pos, bufsz - pos,
  1616. "EVT_LOGT:%010u:0x%08x:%04u\n",
  1617. time, data, ev);
  1618. } else {
  1619. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1620. time, data, ev);
  1621. trace_iwlwifi_dev_ucode_event(priv, time,
  1622. data, ev);
  1623. }
  1624. }
  1625. }
  1626. /* Allow device to power down */
  1627. iwl_release_nic_access(priv);
  1628. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1629. return pos;
  1630. }
  1631. /**
  1632. * iwl_print_last_event_logs - Dump the newest # of event log to syslog
  1633. */
  1634. static int iwl_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1635. u32 num_wraps, u32 next_entry,
  1636. u32 size, u32 mode,
  1637. int pos, char **buf, size_t bufsz)
  1638. {
  1639. /*
  1640. * display the newest DEFAULT_LOG_ENTRIES entries
  1641. * i.e the entries just before the next ont that uCode would fill.
  1642. */
  1643. if (num_wraps) {
  1644. if (next_entry < size) {
  1645. pos = iwl_print_event_log(priv,
  1646. capacity - (size - next_entry),
  1647. size - next_entry, mode,
  1648. pos, buf, bufsz);
  1649. pos = iwl_print_event_log(priv, 0,
  1650. next_entry, mode,
  1651. pos, buf, bufsz);
  1652. } else
  1653. pos = iwl_print_event_log(priv, next_entry - size,
  1654. size, mode, pos, buf, bufsz);
  1655. } else {
  1656. if (next_entry < size) {
  1657. pos = iwl_print_event_log(priv, 0, next_entry,
  1658. mode, pos, buf, bufsz);
  1659. } else {
  1660. pos = iwl_print_event_log(priv, next_entry - size,
  1661. size, mode, pos, buf, bufsz);
  1662. }
  1663. }
  1664. return pos;
  1665. }
  1666. /* For sanity check only. Actual size is determined by uCode, typ. 512 */
  1667. #define MAX_EVENT_LOG_SIZE (512)
  1668. #define DEFAULT_DUMP_EVENT_LOG_ENTRIES (20)
  1669. int iwl_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1670. char **buf, bool display)
  1671. {
  1672. u32 base; /* SRAM byte address of event log header */
  1673. u32 capacity; /* event log capacity in # entries */
  1674. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1675. u32 num_wraps; /* # times uCode wrapped to top of log */
  1676. u32 next_entry; /* index of next entry to be written by uCode */
  1677. u32 size; /* # entries that we'll print */
  1678. int pos = 0;
  1679. size_t bufsz = 0;
  1680. if (priv->ucode_type == UCODE_INIT)
  1681. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1682. else
  1683. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1684. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1685. IWL_ERR(priv,
  1686. "Invalid event log pointer 0x%08X for %s uCode\n",
  1687. base, (priv->ucode_type == UCODE_INIT) ? "Init" : "RT");
  1688. return -EINVAL;
  1689. }
  1690. /* event log header */
  1691. capacity = iwl_read_targ_mem(priv, base);
  1692. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1693. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1694. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1695. if (capacity > MAX_EVENT_LOG_SIZE) {
  1696. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1697. capacity, MAX_EVENT_LOG_SIZE);
  1698. capacity = MAX_EVENT_LOG_SIZE;
  1699. }
  1700. if (next_entry > MAX_EVENT_LOG_SIZE) {
  1701. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1702. next_entry, MAX_EVENT_LOG_SIZE);
  1703. next_entry = MAX_EVENT_LOG_SIZE;
  1704. }
  1705. size = num_wraps ? capacity : next_entry;
  1706. /* bail out if nothing in log */
  1707. if (size == 0) {
  1708. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1709. return pos;
  1710. }
  1711. #ifdef CONFIG_IWLWIFI_DEBUG
  1712. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1713. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1714. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1715. #else
  1716. size = (size > DEFAULT_DUMP_EVENT_LOG_ENTRIES)
  1717. ? DEFAULT_DUMP_EVENT_LOG_ENTRIES : size;
  1718. #endif
  1719. IWL_ERR(priv, "Start IWL Event Log Dump: display last %u entries\n",
  1720. size);
  1721. #ifdef CONFIG_IWLWIFI_DEBUG
  1722. if (display) {
  1723. if (full_log)
  1724. bufsz = capacity * 48;
  1725. else
  1726. bufsz = size * 48;
  1727. *buf = kmalloc(bufsz, GFP_KERNEL);
  1728. if (!*buf)
  1729. return -ENOMEM;
  1730. }
  1731. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1732. /*
  1733. * if uCode has wrapped back to top of log,
  1734. * start at the oldest entry,
  1735. * i.e the next one that uCode would fill.
  1736. */
  1737. if (num_wraps)
  1738. pos = iwl_print_event_log(priv, next_entry,
  1739. capacity - next_entry, mode,
  1740. pos, buf, bufsz);
  1741. /* (then/else) start at top of log */
  1742. pos = iwl_print_event_log(priv, 0,
  1743. next_entry, mode, pos, buf, bufsz);
  1744. } else
  1745. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1746. next_entry, size, mode,
  1747. pos, buf, bufsz);
  1748. #else
  1749. pos = iwl_print_last_event_logs(priv, capacity, num_wraps,
  1750. next_entry, size, mode,
  1751. pos, buf, bufsz);
  1752. #endif
  1753. return pos;
  1754. }
  1755. /**
  1756. * iwl_alive_start - called after REPLY_ALIVE notification received
  1757. * from protocol/runtime uCode (initialization uCode's
  1758. * Alive gets handled by iwl_init_alive_start()).
  1759. */
  1760. static void iwl_alive_start(struct iwl_priv *priv)
  1761. {
  1762. int ret = 0;
  1763. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1764. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1765. /* We had an error bringing up the hardware, so take it
  1766. * all the way back down so we can try again */
  1767. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1768. goto restart;
  1769. }
  1770. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1771. * This is a paranoid check, because we would not have gotten the
  1772. * "runtime" alive if code weren't properly loaded. */
  1773. if (iwl_verify_ucode(priv)) {
  1774. /* Runtime instruction load was bad;
  1775. * take it all the way back down so we can try again */
  1776. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1777. goto restart;
  1778. }
  1779. iwl_clear_stations_table(priv);
  1780. ret = priv->cfg->ops->lib->alive_notify(priv);
  1781. if (ret) {
  1782. IWL_WARN(priv,
  1783. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1784. goto restart;
  1785. }
  1786. /* After the ALIVE response, we can send host commands to the uCode */
  1787. set_bit(STATUS_ALIVE, &priv->status);
  1788. if (iwl_is_rfkill(priv))
  1789. return;
  1790. ieee80211_wake_queues(priv->hw);
  1791. priv->active_rate = priv->rates_mask;
  1792. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1793. /* Configure Tx antenna selection based on H/W config */
  1794. if (priv->cfg->ops->hcmd->set_tx_ant)
  1795. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1796. if (iwl_is_associated(priv)) {
  1797. struct iwl_rxon_cmd *active_rxon =
  1798. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1799. /* apply any changes in staging */
  1800. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1801. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1802. } else {
  1803. /* Initialize our rx_config data */
  1804. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1805. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1806. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1807. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1808. }
  1809. /* Configure Bluetooth device coexistence support */
  1810. iwl_send_bt_config(priv);
  1811. iwl_reset_run_time_calib(priv);
  1812. /* Configure the adapter for unassociated operation */
  1813. iwlcore_commit_rxon(priv);
  1814. /* At this point, the NIC is initialized and operational */
  1815. iwl_rf_kill_ct_config(priv);
  1816. iwl_leds_init(priv);
  1817. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1818. set_bit(STATUS_READY, &priv->status);
  1819. wake_up_interruptible(&priv->wait_command_queue);
  1820. iwl_power_update_mode(priv, true);
  1821. /* reassociate for ADHOC mode */
  1822. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1823. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1824. priv->vif);
  1825. if (beacon)
  1826. iwl_mac_beacon_update(priv->hw, beacon);
  1827. }
  1828. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1829. iwl_set_mode(priv, priv->iw_mode);
  1830. return;
  1831. restart:
  1832. queue_work(priv->workqueue, &priv->restart);
  1833. }
  1834. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1835. static void __iwl_down(struct iwl_priv *priv)
  1836. {
  1837. unsigned long flags;
  1838. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1839. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1840. if (!exit_pending)
  1841. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1842. iwl_clear_stations_table(priv);
  1843. /* Unblock any waiting calls */
  1844. wake_up_interruptible_all(&priv->wait_command_queue);
  1845. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1846. * exiting the module */
  1847. if (!exit_pending)
  1848. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1849. /* stop and reset the on-board processor */
  1850. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1851. /* tell the device to stop sending interrupts */
  1852. spin_lock_irqsave(&priv->lock, flags);
  1853. iwl_disable_interrupts(priv);
  1854. spin_unlock_irqrestore(&priv->lock, flags);
  1855. iwl_synchronize_irq(priv);
  1856. if (priv->mac80211_registered)
  1857. ieee80211_stop_queues(priv->hw);
  1858. /* If we have not previously called iwl_init() then
  1859. * clear all bits but the RF Kill bit and return */
  1860. if (!iwl_is_init(priv)) {
  1861. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1862. STATUS_RF_KILL_HW |
  1863. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1864. STATUS_GEO_CONFIGURED |
  1865. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1866. STATUS_EXIT_PENDING;
  1867. goto exit;
  1868. }
  1869. /* ...otherwise clear out all the status bits but the RF Kill
  1870. * bit and continue taking the NIC down. */
  1871. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1872. STATUS_RF_KILL_HW |
  1873. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1874. STATUS_GEO_CONFIGURED |
  1875. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1876. STATUS_FW_ERROR |
  1877. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1878. STATUS_EXIT_PENDING;
  1879. /* device going down, Stop using ICT table */
  1880. iwl_disable_ict(priv);
  1881. iwl_txq_ctx_stop(priv);
  1882. iwl_rxq_stop(priv);
  1883. /* Power-down device's busmaster DMA clocks */
  1884. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  1885. udelay(5);
  1886. /* Make sure (redundant) we've released our request to stay awake */
  1887. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1888. /* Stop the device, and put it in low power state */
  1889. priv->cfg->ops->lib->apm_ops.stop(priv);
  1890. exit:
  1891. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1892. if (priv->ibss_beacon)
  1893. dev_kfree_skb(priv->ibss_beacon);
  1894. priv->ibss_beacon = NULL;
  1895. /* clear out any free frames */
  1896. iwl_clear_free_frames(priv);
  1897. }
  1898. static void iwl_down(struct iwl_priv *priv)
  1899. {
  1900. mutex_lock(&priv->mutex);
  1901. __iwl_down(priv);
  1902. mutex_unlock(&priv->mutex);
  1903. iwl_cancel_deferred_work(priv);
  1904. }
  1905. #define HW_READY_TIMEOUT (50)
  1906. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1907. {
  1908. int ret = 0;
  1909. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1910. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1911. /* See if we got it */
  1912. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1913. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1914. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1915. HW_READY_TIMEOUT);
  1916. if (ret != -ETIMEDOUT)
  1917. priv->hw_ready = true;
  1918. else
  1919. priv->hw_ready = false;
  1920. IWL_DEBUG_INFO(priv, "hardware %s\n",
  1921. (priv->hw_ready == 1) ? "ready" : "not ready");
  1922. return ret;
  1923. }
  1924. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  1925. {
  1926. int ret = 0;
  1927. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter \n");
  1928. ret = iwl_set_hw_ready(priv);
  1929. if (priv->hw_ready)
  1930. return ret;
  1931. /* If HW is not ready, prepare the conditions to check again */
  1932. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1933. CSR_HW_IF_CONFIG_REG_PREPARE);
  1934. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1935. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1936. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1937. /* HW should be ready by now, check again. */
  1938. if (ret != -ETIMEDOUT)
  1939. iwl_set_hw_ready(priv);
  1940. return ret;
  1941. }
  1942. #define MAX_HW_RESTARTS 5
  1943. static int __iwl_up(struct iwl_priv *priv)
  1944. {
  1945. int i;
  1946. int ret;
  1947. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1948. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1949. return -EIO;
  1950. }
  1951. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1952. IWL_ERR(priv, "ucode not available for device bringup\n");
  1953. return -EIO;
  1954. }
  1955. iwl_prepare_card_hw(priv);
  1956. if (!priv->hw_ready) {
  1957. IWL_WARN(priv, "Exit HW not ready\n");
  1958. return -EIO;
  1959. }
  1960. /* If platform's RF_KILL switch is NOT set to KILL */
  1961. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1962. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1963. else
  1964. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1965. if (iwl_is_rfkill(priv)) {
  1966. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  1967. iwl_enable_interrupts(priv);
  1968. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  1969. return 0;
  1970. }
  1971. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1972. ret = iwl_hw_nic_init(priv);
  1973. if (ret) {
  1974. IWL_ERR(priv, "Unable to init nic\n");
  1975. return ret;
  1976. }
  1977. /* make sure rfkill handshake bits are cleared */
  1978. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1979. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1980. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1981. /* clear (again), then enable host interrupts */
  1982. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1983. iwl_enable_interrupts(priv);
  1984. /* really make sure rfkill handshake bits are cleared */
  1985. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1986. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1987. /* Copy original ucode data image from disk into backup cache.
  1988. * This will be used to initialize the on-board processor's
  1989. * data SRAM for a clean start when the runtime program first loads. */
  1990. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1991. priv->ucode_data.len);
  1992. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1993. iwl_clear_stations_table(priv);
  1994. /* load bootstrap state machine,
  1995. * load bootstrap program into processor's memory,
  1996. * prepare to load the "initialize" uCode */
  1997. ret = priv->cfg->ops->lib->load_ucode(priv);
  1998. if (ret) {
  1999. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  2000. ret);
  2001. continue;
  2002. }
  2003. /* start card; "initialize" will load runtime ucode */
  2004. iwl_nic_start(priv);
  2005. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2006. return 0;
  2007. }
  2008. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2009. __iwl_down(priv);
  2010. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2011. /* tried to restart and config the device for as long as our
  2012. * patience could withstand */
  2013. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2014. return -EIO;
  2015. }
  2016. /*****************************************************************************
  2017. *
  2018. * Workqueue callbacks
  2019. *
  2020. *****************************************************************************/
  2021. static void iwl_bg_init_alive_start(struct work_struct *data)
  2022. {
  2023. struct iwl_priv *priv =
  2024. container_of(data, struct iwl_priv, init_alive_start.work);
  2025. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2026. return;
  2027. mutex_lock(&priv->mutex);
  2028. priv->cfg->ops->lib->init_alive_start(priv);
  2029. mutex_unlock(&priv->mutex);
  2030. }
  2031. static void iwl_bg_alive_start(struct work_struct *data)
  2032. {
  2033. struct iwl_priv *priv =
  2034. container_of(data, struct iwl_priv, alive_start.work);
  2035. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2036. return;
  2037. /* enable dram interrupt */
  2038. iwl_reset_ict(priv);
  2039. mutex_lock(&priv->mutex);
  2040. iwl_alive_start(priv);
  2041. mutex_unlock(&priv->mutex);
  2042. }
  2043. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  2044. {
  2045. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  2046. run_time_calib_work);
  2047. mutex_lock(&priv->mutex);
  2048. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  2049. test_bit(STATUS_SCANNING, &priv->status)) {
  2050. mutex_unlock(&priv->mutex);
  2051. return;
  2052. }
  2053. if (priv->start_calib) {
  2054. iwl_chain_noise_calibration(priv, &priv->statistics);
  2055. iwl_sensitivity_calibration(priv, &priv->statistics);
  2056. }
  2057. mutex_unlock(&priv->mutex);
  2058. return;
  2059. }
  2060. static void iwl_bg_restart(struct work_struct *data)
  2061. {
  2062. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2063. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2064. return;
  2065. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2066. mutex_lock(&priv->mutex);
  2067. priv->vif = NULL;
  2068. priv->is_open = 0;
  2069. mutex_unlock(&priv->mutex);
  2070. iwl_down(priv);
  2071. ieee80211_restart_hw(priv->hw);
  2072. } else {
  2073. iwl_down(priv);
  2074. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2075. return;
  2076. mutex_lock(&priv->mutex);
  2077. __iwl_up(priv);
  2078. mutex_unlock(&priv->mutex);
  2079. }
  2080. }
  2081. static void iwl_bg_rx_replenish(struct work_struct *data)
  2082. {
  2083. struct iwl_priv *priv =
  2084. container_of(data, struct iwl_priv, rx_replenish);
  2085. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2086. return;
  2087. mutex_lock(&priv->mutex);
  2088. iwl_rx_replenish(priv);
  2089. mutex_unlock(&priv->mutex);
  2090. }
  2091. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2092. void iwl_post_associate(struct iwl_priv *priv)
  2093. {
  2094. struct ieee80211_conf *conf = NULL;
  2095. int ret = 0;
  2096. unsigned long flags;
  2097. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2098. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2099. return;
  2100. }
  2101. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2102. priv->assoc_id, priv->active_rxon.bssid_addr);
  2103. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2104. return;
  2105. if (!priv->vif || !priv->is_open)
  2106. return;
  2107. iwl_scan_cancel_timeout(priv, 200);
  2108. conf = ieee80211_get_hw_conf(priv->hw);
  2109. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2110. iwlcore_commit_rxon(priv);
  2111. iwl_setup_rxon_timing(priv);
  2112. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2113. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2114. if (ret)
  2115. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2116. "Attempting to continue.\n");
  2117. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2118. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2119. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2120. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2121. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2122. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2123. priv->assoc_id, priv->beacon_int);
  2124. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2125. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2126. else
  2127. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2128. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2129. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2130. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2131. else
  2132. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2133. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2134. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2135. }
  2136. iwlcore_commit_rxon(priv);
  2137. switch (priv->iw_mode) {
  2138. case NL80211_IFTYPE_STATION:
  2139. break;
  2140. case NL80211_IFTYPE_ADHOC:
  2141. /* assume default assoc id */
  2142. priv->assoc_id = 1;
  2143. iwl_rxon_add_station(priv, priv->bssid, 0);
  2144. iwl_send_beacon_cmd(priv);
  2145. break;
  2146. default:
  2147. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2148. __func__, priv->iw_mode);
  2149. break;
  2150. }
  2151. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2152. priv->assoc_station_added = 1;
  2153. spin_lock_irqsave(&priv->lock, flags);
  2154. iwl_activate_qos(priv, 0);
  2155. spin_unlock_irqrestore(&priv->lock, flags);
  2156. /* the chain noise calibration will enabled PM upon completion
  2157. * If chain noise has already been run, then we need to enable
  2158. * power management here */
  2159. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  2160. iwl_power_update_mode(priv, false);
  2161. /* Enable Rx differential gain and sensitivity calibrations */
  2162. iwl_chain_noise_reset(priv);
  2163. priv->start_calib = 1;
  2164. }
  2165. /*****************************************************************************
  2166. *
  2167. * mac80211 entry point functions
  2168. *
  2169. *****************************************************************************/
  2170. #define UCODE_READY_TIMEOUT (4 * HZ)
  2171. /*
  2172. * Not a mac80211 entry point function, but it fits in with all the
  2173. * other mac80211 functions grouped here.
  2174. */
  2175. static int iwl_mac_setup_register(struct iwl_priv *priv)
  2176. {
  2177. int ret;
  2178. struct ieee80211_hw *hw = priv->hw;
  2179. hw->rate_control_algorithm = "iwl-agn-rs";
  2180. /* Tell mac80211 our characteristics */
  2181. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  2182. IEEE80211_HW_NOISE_DBM |
  2183. IEEE80211_HW_AMPDU_AGGREGATION |
  2184. IEEE80211_HW_SPECTRUM_MGMT;
  2185. if (!priv->cfg->broken_powersave)
  2186. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  2187. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  2188. if (priv->cfg->sku & IWL_SKU_N)
  2189. hw->flags |= IEEE80211_HW_SUPPORTS_DYNAMIC_SMPS |
  2190. IEEE80211_HW_SUPPORTS_STATIC_SMPS;
  2191. hw->sta_data_size = sizeof(struct iwl_station_priv);
  2192. hw->wiphy->interface_modes =
  2193. BIT(NL80211_IFTYPE_STATION) |
  2194. BIT(NL80211_IFTYPE_ADHOC);
  2195. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  2196. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  2197. /*
  2198. * For now, disable PS by default because it affects
  2199. * RX performance significantly.
  2200. */
  2201. hw->wiphy->flags &= ~WIPHY_FLAG_PS_ON_BY_DEFAULT;
  2202. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  2203. /* we create the 802.11 header and a zero-length SSID element */
  2204. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  2205. /* Default value; 4 EDCA QOS priorities */
  2206. hw->queues = 4;
  2207. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  2208. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  2209. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  2210. &priv->bands[IEEE80211_BAND_2GHZ];
  2211. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  2212. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  2213. &priv->bands[IEEE80211_BAND_5GHZ];
  2214. ret = ieee80211_register_hw(priv->hw);
  2215. if (ret) {
  2216. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  2217. return ret;
  2218. }
  2219. priv->mac80211_registered = 1;
  2220. return 0;
  2221. }
  2222. static int iwl_mac_start(struct ieee80211_hw *hw)
  2223. {
  2224. struct iwl_priv *priv = hw->priv;
  2225. int ret;
  2226. IWL_DEBUG_MAC80211(priv, "enter\n");
  2227. /* we should be verifying the device is ready to be opened */
  2228. mutex_lock(&priv->mutex);
  2229. ret = __iwl_up(priv);
  2230. mutex_unlock(&priv->mutex);
  2231. if (ret)
  2232. return ret;
  2233. if (iwl_is_rfkill(priv))
  2234. goto out;
  2235. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  2236. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  2237. * mac80211 will not be run successfully. */
  2238. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2239. test_bit(STATUS_READY, &priv->status),
  2240. UCODE_READY_TIMEOUT);
  2241. if (!ret) {
  2242. if (!test_bit(STATUS_READY, &priv->status)) {
  2243. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  2244. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2245. return -ETIMEDOUT;
  2246. }
  2247. }
  2248. iwl_led_start(priv);
  2249. out:
  2250. priv->is_open = 1;
  2251. IWL_DEBUG_MAC80211(priv, "leave\n");
  2252. return 0;
  2253. }
  2254. static void iwl_mac_stop(struct ieee80211_hw *hw)
  2255. {
  2256. struct iwl_priv *priv = hw->priv;
  2257. IWL_DEBUG_MAC80211(priv, "enter\n");
  2258. if (!priv->is_open)
  2259. return;
  2260. priv->is_open = 0;
  2261. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  2262. /* stop mac, cancel any scan request and clear
  2263. * RXON_FILTER_ASSOC_MSK BIT
  2264. */
  2265. mutex_lock(&priv->mutex);
  2266. iwl_scan_cancel_timeout(priv, 100);
  2267. mutex_unlock(&priv->mutex);
  2268. }
  2269. iwl_down(priv);
  2270. flush_workqueue(priv->workqueue);
  2271. /* enable interrupts again in order to receive rfkill changes */
  2272. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2273. iwl_enable_interrupts(priv);
  2274. IWL_DEBUG_MAC80211(priv, "leave\n");
  2275. }
  2276. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2277. {
  2278. struct iwl_priv *priv = hw->priv;
  2279. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2280. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2281. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2282. if (iwl_tx_skb(priv, skb))
  2283. dev_kfree_skb_any(skb);
  2284. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2285. return NETDEV_TX_OK;
  2286. }
  2287. void iwl_config_ap(struct iwl_priv *priv)
  2288. {
  2289. int ret = 0;
  2290. unsigned long flags;
  2291. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2292. return;
  2293. /* The following should be done only at AP bring up */
  2294. if (!iwl_is_associated(priv)) {
  2295. /* RXON - unassoc (to set timing command) */
  2296. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2297. iwlcore_commit_rxon(priv);
  2298. /* RXON Timing */
  2299. iwl_setup_rxon_timing(priv);
  2300. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2301. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2302. if (ret)
  2303. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2304. "Attempting to continue.\n");
  2305. /* AP has all antennas */
  2306. priv->chain_noise_data.active_chains =
  2307. priv->hw_params.valid_rx_ant;
  2308. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  2309. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2310. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2311. /* FIXME: what should be the assoc_id for AP? */
  2312. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2313. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2314. priv->staging_rxon.flags |=
  2315. RXON_FLG_SHORT_PREAMBLE_MSK;
  2316. else
  2317. priv->staging_rxon.flags &=
  2318. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2319. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2320. if (priv->assoc_capability &
  2321. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2322. priv->staging_rxon.flags |=
  2323. RXON_FLG_SHORT_SLOT_MSK;
  2324. else
  2325. priv->staging_rxon.flags &=
  2326. ~RXON_FLG_SHORT_SLOT_MSK;
  2327. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2328. priv->staging_rxon.flags &=
  2329. ~RXON_FLG_SHORT_SLOT_MSK;
  2330. }
  2331. /* restore RXON assoc */
  2332. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2333. iwlcore_commit_rxon(priv);
  2334. iwl_reset_qos(priv);
  2335. spin_lock_irqsave(&priv->lock, flags);
  2336. iwl_activate_qos(priv, 1);
  2337. spin_unlock_irqrestore(&priv->lock, flags);
  2338. iwl_add_bcast_station(priv);
  2339. }
  2340. iwl_send_beacon_cmd(priv);
  2341. /* FIXME - we need to add code here to detect a totally new
  2342. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2343. * clear sta table, add BCAST sta... */
  2344. }
  2345. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2346. struct ieee80211_vif *vif,
  2347. struct ieee80211_key_conf *keyconf,
  2348. struct ieee80211_sta *sta,
  2349. u32 iv32, u16 *phase1key)
  2350. {
  2351. struct iwl_priv *priv = hw->priv;
  2352. IWL_DEBUG_MAC80211(priv, "enter\n");
  2353. iwl_update_tkip_key(priv, keyconf,
  2354. sta ? sta->addr : iwl_bcast_addr,
  2355. iv32, phase1key);
  2356. IWL_DEBUG_MAC80211(priv, "leave\n");
  2357. }
  2358. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2359. struct ieee80211_vif *vif,
  2360. struct ieee80211_sta *sta,
  2361. struct ieee80211_key_conf *key)
  2362. {
  2363. struct iwl_priv *priv = hw->priv;
  2364. const u8 *addr;
  2365. int ret;
  2366. u8 sta_id;
  2367. bool is_default_wep_key = false;
  2368. IWL_DEBUG_MAC80211(priv, "enter\n");
  2369. if (priv->cfg->mod_params->sw_crypto) {
  2370. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2371. return -EOPNOTSUPP;
  2372. }
  2373. addr = sta ? sta->addr : iwl_bcast_addr;
  2374. sta_id = iwl_find_station(priv, addr);
  2375. if (sta_id == IWL_INVALID_STATION) {
  2376. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2377. addr);
  2378. return -EINVAL;
  2379. }
  2380. mutex_lock(&priv->mutex);
  2381. iwl_scan_cancel_timeout(priv, 100);
  2382. mutex_unlock(&priv->mutex);
  2383. /* If we are getting WEP group key and we didn't receive any key mapping
  2384. * so far, we are in legacy wep mode (group key only), otherwise we are
  2385. * in 1X mode.
  2386. * In legacy wep mode, we use another host command to the uCode */
  2387. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2388. priv->iw_mode != NL80211_IFTYPE_AP) {
  2389. if (cmd == SET_KEY)
  2390. is_default_wep_key = !priv->key_mapping_key;
  2391. else
  2392. is_default_wep_key =
  2393. (key->hw_key_idx == HW_KEY_DEFAULT);
  2394. }
  2395. switch (cmd) {
  2396. case SET_KEY:
  2397. if (is_default_wep_key)
  2398. ret = iwl_set_default_wep_key(priv, key);
  2399. else
  2400. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2401. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2402. break;
  2403. case DISABLE_KEY:
  2404. if (is_default_wep_key)
  2405. ret = iwl_remove_default_wep_key(priv, key);
  2406. else
  2407. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2408. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2409. break;
  2410. default:
  2411. ret = -EINVAL;
  2412. }
  2413. IWL_DEBUG_MAC80211(priv, "leave\n");
  2414. return ret;
  2415. }
  2416. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2417. struct ieee80211_vif *vif,
  2418. enum ieee80211_ampdu_mlme_action action,
  2419. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2420. {
  2421. struct iwl_priv *priv = hw->priv;
  2422. int ret;
  2423. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2424. sta->addr, tid);
  2425. if (!(priv->cfg->sku & IWL_SKU_N))
  2426. return -EACCES;
  2427. switch (action) {
  2428. case IEEE80211_AMPDU_RX_START:
  2429. IWL_DEBUG_HT(priv, "start Rx\n");
  2430. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2431. case IEEE80211_AMPDU_RX_STOP:
  2432. IWL_DEBUG_HT(priv, "stop Rx\n");
  2433. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2434. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2435. return 0;
  2436. else
  2437. return ret;
  2438. case IEEE80211_AMPDU_TX_START:
  2439. IWL_DEBUG_HT(priv, "start Tx\n");
  2440. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2441. case IEEE80211_AMPDU_TX_STOP:
  2442. IWL_DEBUG_HT(priv, "stop Tx\n");
  2443. ret = iwl_tx_agg_stop(priv, sta->addr, tid);
  2444. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2445. return 0;
  2446. else
  2447. return ret;
  2448. case IEEE80211_AMPDU_TX_OPERATIONAL:
  2449. /* do nothing */
  2450. return -EOPNOTSUPP;
  2451. default:
  2452. IWL_DEBUG_HT(priv, "unknown\n");
  2453. return -EINVAL;
  2454. break;
  2455. }
  2456. return 0;
  2457. }
  2458. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2459. struct ieee80211_low_level_stats *stats)
  2460. {
  2461. struct iwl_priv *priv = hw->priv;
  2462. priv = hw->priv;
  2463. IWL_DEBUG_MAC80211(priv, "enter\n");
  2464. IWL_DEBUG_MAC80211(priv, "leave\n");
  2465. return 0;
  2466. }
  2467. static void iwl_mac_sta_notify(struct ieee80211_hw *hw,
  2468. struct ieee80211_vif *vif,
  2469. enum sta_notify_cmd cmd,
  2470. struct ieee80211_sta *sta)
  2471. {
  2472. struct iwl_priv *priv = hw->priv;
  2473. struct iwl_station_priv *sta_priv = (void *)sta->drv_priv;
  2474. int sta_id;
  2475. /*
  2476. * TODO: We really should use this callback to
  2477. * actually maintain the station table in
  2478. * the device.
  2479. */
  2480. switch (cmd) {
  2481. case STA_NOTIFY_ADD:
  2482. atomic_set(&sta_priv->pending_frames, 0);
  2483. if (vif->type == NL80211_IFTYPE_AP)
  2484. sta_priv->client = true;
  2485. break;
  2486. case STA_NOTIFY_SLEEP:
  2487. WARN_ON(!sta_priv->client);
  2488. sta_priv->asleep = true;
  2489. if (atomic_read(&sta_priv->pending_frames) > 0)
  2490. ieee80211_sta_block_awake(hw, sta, true);
  2491. break;
  2492. case STA_NOTIFY_AWAKE:
  2493. WARN_ON(!sta_priv->client);
  2494. if (!sta_priv->asleep)
  2495. break;
  2496. sta_priv->asleep = false;
  2497. sta_id = iwl_find_station(priv, sta->addr);
  2498. if (sta_id != IWL_INVALID_STATION)
  2499. iwl_sta_modify_ps_wake(priv, sta_id);
  2500. break;
  2501. default:
  2502. break;
  2503. }
  2504. }
  2505. /*****************************************************************************
  2506. *
  2507. * sysfs attributes
  2508. *
  2509. *****************************************************************************/
  2510. #ifdef CONFIG_IWLWIFI_DEBUG
  2511. /*
  2512. * The following adds a new attribute to the sysfs representation
  2513. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2514. * used for controlling the debug level.
  2515. *
  2516. * See the level definitions in iwl for details.
  2517. *
  2518. * The debug_level being managed using sysfs below is a per device debug
  2519. * level that is used instead of the global debug level if it (the per
  2520. * device debug level) is set.
  2521. */
  2522. static ssize_t show_debug_level(struct device *d,
  2523. struct device_attribute *attr, char *buf)
  2524. {
  2525. struct iwl_priv *priv = dev_get_drvdata(d);
  2526. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2527. }
  2528. static ssize_t store_debug_level(struct device *d,
  2529. struct device_attribute *attr,
  2530. const char *buf, size_t count)
  2531. {
  2532. struct iwl_priv *priv = dev_get_drvdata(d);
  2533. unsigned long val;
  2534. int ret;
  2535. ret = strict_strtoul(buf, 0, &val);
  2536. if (ret)
  2537. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2538. else {
  2539. priv->debug_level = val;
  2540. if (iwl_alloc_traffic_mem(priv))
  2541. IWL_ERR(priv,
  2542. "Not enough memory to generate traffic log\n");
  2543. }
  2544. return strnlen(buf, count);
  2545. }
  2546. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2547. show_debug_level, store_debug_level);
  2548. #endif /* CONFIG_IWLWIFI_DEBUG */
  2549. static ssize_t show_temperature(struct device *d,
  2550. struct device_attribute *attr, char *buf)
  2551. {
  2552. struct iwl_priv *priv = dev_get_drvdata(d);
  2553. if (!iwl_is_alive(priv))
  2554. return -EAGAIN;
  2555. return sprintf(buf, "%d\n", priv->temperature);
  2556. }
  2557. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2558. static ssize_t show_tx_power(struct device *d,
  2559. struct device_attribute *attr, char *buf)
  2560. {
  2561. struct iwl_priv *priv = dev_get_drvdata(d);
  2562. if (!iwl_is_ready_rf(priv))
  2563. return sprintf(buf, "off\n");
  2564. else
  2565. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2566. }
  2567. static ssize_t store_tx_power(struct device *d,
  2568. struct device_attribute *attr,
  2569. const char *buf, size_t count)
  2570. {
  2571. struct iwl_priv *priv = dev_get_drvdata(d);
  2572. unsigned long val;
  2573. int ret;
  2574. ret = strict_strtoul(buf, 10, &val);
  2575. if (ret)
  2576. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2577. else {
  2578. ret = iwl_set_tx_power(priv, val, false);
  2579. if (ret)
  2580. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2581. ret);
  2582. else
  2583. ret = count;
  2584. }
  2585. return ret;
  2586. }
  2587. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2588. static ssize_t show_flags(struct device *d,
  2589. struct device_attribute *attr, char *buf)
  2590. {
  2591. struct iwl_priv *priv = dev_get_drvdata(d);
  2592. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2593. }
  2594. static ssize_t store_flags(struct device *d,
  2595. struct device_attribute *attr,
  2596. const char *buf, size_t count)
  2597. {
  2598. struct iwl_priv *priv = dev_get_drvdata(d);
  2599. unsigned long val;
  2600. u32 flags;
  2601. int ret = strict_strtoul(buf, 0, &val);
  2602. if (ret)
  2603. return ret;
  2604. flags = (u32)val;
  2605. mutex_lock(&priv->mutex);
  2606. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2607. /* Cancel any currently running scans... */
  2608. if (iwl_scan_cancel_timeout(priv, 100))
  2609. IWL_WARN(priv, "Could not cancel scan.\n");
  2610. else {
  2611. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2612. priv->staging_rxon.flags = cpu_to_le32(flags);
  2613. iwlcore_commit_rxon(priv);
  2614. }
  2615. }
  2616. mutex_unlock(&priv->mutex);
  2617. return count;
  2618. }
  2619. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2620. static ssize_t show_filter_flags(struct device *d,
  2621. struct device_attribute *attr, char *buf)
  2622. {
  2623. struct iwl_priv *priv = dev_get_drvdata(d);
  2624. return sprintf(buf, "0x%04X\n",
  2625. le32_to_cpu(priv->active_rxon.filter_flags));
  2626. }
  2627. static ssize_t store_filter_flags(struct device *d,
  2628. struct device_attribute *attr,
  2629. const char *buf, size_t count)
  2630. {
  2631. struct iwl_priv *priv = dev_get_drvdata(d);
  2632. unsigned long val;
  2633. u32 filter_flags;
  2634. int ret = strict_strtoul(buf, 0, &val);
  2635. if (ret)
  2636. return ret;
  2637. filter_flags = (u32)val;
  2638. mutex_lock(&priv->mutex);
  2639. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2640. /* Cancel any currently running scans... */
  2641. if (iwl_scan_cancel_timeout(priv, 100))
  2642. IWL_WARN(priv, "Could not cancel scan.\n");
  2643. else {
  2644. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2645. "0x%04X\n", filter_flags);
  2646. priv->staging_rxon.filter_flags =
  2647. cpu_to_le32(filter_flags);
  2648. iwlcore_commit_rxon(priv);
  2649. }
  2650. }
  2651. mutex_unlock(&priv->mutex);
  2652. return count;
  2653. }
  2654. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2655. store_filter_flags);
  2656. static ssize_t show_statistics(struct device *d,
  2657. struct device_attribute *attr, char *buf)
  2658. {
  2659. struct iwl_priv *priv = dev_get_drvdata(d);
  2660. u32 size = sizeof(struct iwl_notif_statistics);
  2661. u32 len = 0, ofs = 0;
  2662. u8 *data = (u8 *)&priv->statistics;
  2663. int rc = 0;
  2664. if (!iwl_is_alive(priv))
  2665. return -EAGAIN;
  2666. mutex_lock(&priv->mutex);
  2667. rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
  2668. mutex_unlock(&priv->mutex);
  2669. if (rc) {
  2670. len = sprintf(buf,
  2671. "Error sending statistics request: 0x%08X\n", rc);
  2672. return len;
  2673. }
  2674. while (size && (PAGE_SIZE - len)) {
  2675. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2676. PAGE_SIZE - len, 1);
  2677. len = strlen(buf);
  2678. if (PAGE_SIZE - len)
  2679. buf[len++] = '\n';
  2680. ofs += 16;
  2681. size -= min(size, 16U);
  2682. }
  2683. return len;
  2684. }
  2685. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2686. static ssize_t show_rts_ht_protection(struct device *d,
  2687. struct device_attribute *attr, char *buf)
  2688. {
  2689. struct iwl_priv *priv = dev_get_drvdata(d);
  2690. return sprintf(buf, "%s\n",
  2691. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2692. }
  2693. static ssize_t store_rts_ht_protection(struct device *d,
  2694. struct device_attribute *attr,
  2695. const char *buf, size_t count)
  2696. {
  2697. struct iwl_priv *priv = dev_get_drvdata(d);
  2698. unsigned long val;
  2699. int ret;
  2700. ret = strict_strtoul(buf, 10, &val);
  2701. if (ret)
  2702. IWL_INFO(priv, "Input is not in decimal form.\n");
  2703. else {
  2704. if (!iwl_is_associated(priv))
  2705. priv->cfg->use_rts_for_ht = val ? true : false;
  2706. else
  2707. IWL_ERR(priv, "Sta associated with AP - "
  2708. "Change protection mechanism is not allowed\n");
  2709. ret = count;
  2710. }
  2711. return ret;
  2712. }
  2713. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2714. show_rts_ht_protection, store_rts_ht_protection);
  2715. /*****************************************************************************
  2716. *
  2717. * driver setup and teardown
  2718. *
  2719. *****************************************************************************/
  2720. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2721. {
  2722. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2723. init_waitqueue_head(&priv->wait_command_queue);
  2724. INIT_WORK(&priv->restart, iwl_bg_restart);
  2725. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2726. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2727. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2728. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2729. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2730. iwl_setup_scan_deferred_work(priv);
  2731. if (priv->cfg->ops->lib->setup_deferred_work)
  2732. priv->cfg->ops->lib->setup_deferred_work(priv);
  2733. init_timer(&priv->statistics_periodic);
  2734. priv->statistics_periodic.data = (unsigned long)priv;
  2735. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2736. init_timer(&priv->ucode_trace);
  2737. priv->ucode_trace.data = (unsigned long)priv;
  2738. priv->ucode_trace.function = iwl_bg_ucode_trace;
  2739. if (!priv->cfg->use_isr_legacy)
  2740. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2741. iwl_irq_tasklet, (unsigned long)priv);
  2742. else
  2743. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2744. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2745. }
  2746. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2747. {
  2748. if (priv->cfg->ops->lib->cancel_deferred_work)
  2749. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2750. cancel_delayed_work_sync(&priv->init_alive_start);
  2751. cancel_delayed_work(&priv->scan_check);
  2752. cancel_delayed_work(&priv->alive_start);
  2753. cancel_work_sync(&priv->beacon_update);
  2754. del_timer_sync(&priv->statistics_periodic);
  2755. del_timer_sync(&priv->ucode_trace);
  2756. }
  2757. static void iwl_init_hw_rates(struct iwl_priv *priv,
  2758. struct ieee80211_rate *rates)
  2759. {
  2760. int i;
  2761. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  2762. rates[i].bitrate = iwl_rates[i].ieee * 5;
  2763. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  2764. rates[i].hw_value_short = i;
  2765. rates[i].flags = 0;
  2766. if ((i >= IWL_FIRST_CCK_RATE) && (i <= IWL_LAST_CCK_RATE)) {
  2767. /*
  2768. * If CCK != 1M then set short preamble rate flag.
  2769. */
  2770. rates[i].flags |=
  2771. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  2772. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  2773. }
  2774. }
  2775. }
  2776. static int iwl_init_drv(struct iwl_priv *priv)
  2777. {
  2778. int ret;
  2779. priv->ibss_beacon = NULL;
  2780. spin_lock_init(&priv->sta_lock);
  2781. spin_lock_init(&priv->hcmd_lock);
  2782. INIT_LIST_HEAD(&priv->free_frames);
  2783. mutex_init(&priv->mutex);
  2784. mutex_init(&priv->sync_cmd_mutex);
  2785. /* Clear the driver's (not device's) station table */
  2786. iwl_clear_stations_table(priv);
  2787. priv->ieee_channels = NULL;
  2788. priv->ieee_rates = NULL;
  2789. priv->band = IEEE80211_BAND_2GHZ;
  2790. priv->iw_mode = NL80211_IFTYPE_STATION;
  2791. priv->current_ht_config.smps = IEEE80211_SMPS_STATIC;
  2792. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  2793. /* initialize force reset */
  2794. priv->force_reset[IWL_RF_RESET].reset_duration =
  2795. IWL_DELAY_NEXT_FORCE_RF_RESET;
  2796. priv->force_reset[IWL_FW_RESET].reset_duration =
  2797. IWL_DELAY_NEXT_FORCE_FW_RELOAD;
  2798. /* Choose which receivers/antennas to use */
  2799. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2800. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2801. iwl_init_scan_params(priv);
  2802. iwl_reset_qos(priv);
  2803. priv->qos_data.qos_active = 0;
  2804. priv->qos_data.qos_cap.val = 0;
  2805. priv->rates_mask = IWL_RATES_MASK;
  2806. /* Set the tx_power_user_lmt to the lowest power level
  2807. * this value will get overwritten by channel max power avg
  2808. * from eeprom */
  2809. priv->tx_power_user_lmt = IWL_TX_POWER_TARGET_POWER_MIN;
  2810. ret = iwl_init_channel_map(priv);
  2811. if (ret) {
  2812. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  2813. goto err;
  2814. }
  2815. ret = iwlcore_init_geos(priv);
  2816. if (ret) {
  2817. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  2818. goto err_free_channel_map;
  2819. }
  2820. iwl_init_hw_rates(priv, priv->ieee_rates);
  2821. return 0;
  2822. err_free_channel_map:
  2823. iwl_free_channel_map(priv);
  2824. err:
  2825. return ret;
  2826. }
  2827. static void iwl_uninit_drv(struct iwl_priv *priv)
  2828. {
  2829. iwl_calib_free_results(priv);
  2830. iwlcore_free_geos(priv);
  2831. iwl_free_channel_map(priv);
  2832. kfree(priv->scan);
  2833. }
  2834. static struct attribute *iwl_sysfs_entries[] = {
  2835. &dev_attr_flags.attr,
  2836. &dev_attr_filter_flags.attr,
  2837. &dev_attr_statistics.attr,
  2838. &dev_attr_temperature.attr,
  2839. &dev_attr_tx_power.attr,
  2840. &dev_attr_rts_ht_protection.attr,
  2841. #ifdef CONFIG_IWLWIFI_DEBUG
  2842. &dev_attr_debug_level.attr,
  2843. #endif
  2844. NULL
  2845. };
  2846. static struct attribute_group iwl_attribute_group = {
  2847. .name = NULL, /* put in device directory */
  2848. .attrs = iwl_sysfs_entries,
  2849. };
  2850. static struct ieee80211_ops iwl_hw_ops = {
  2851. .tx = iwl_mac_tx,
  2852. .start = iwl_mac_start,
  2853. .stop = iwl_mac_stop,
  2854. .add_interface = iwl_mac_add_interface,
  2855. .remove_interface = iwl_mac_remove_interface,
  2856. .config = iwl_mac_config,
  2857. .configure_filter = iwl_configure_filter,
  2858. .set_key = iwl_mac_set_key,
  2859. .update_tkip_key = iwl_mac_update_tkip_key,
  2860. .get_stats = iwl_mac_get_stats,
  2861. .conf_tx = iwl_mac_conf_tx,
  2862. .reset_tsf = iwl_mac_reset_tsf,
  2863. .bss_info_changed = iwl_bss_info_changed,
  2864. .ampdu_action = iwl_mac_ampdu_action,
  2865. .hw_scan = iwl_mac_hw_scan,
  2866. .sta_notify = iwl_mac_sta_notify,
  2867. };
  2868. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2869. {
  2870. int err = 0;
  2871. struct iwl_priv *priv;
  2872. struct ieee80211_hw *hw;
  2873. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2874. unsigned long flags;
  2875. u16 pci_cmd;
  2876. /************************
  2877. * 1. Allocating HW data
  2878. ************************/
  2879. /* Disabling hardware scan means that mac80211 will perform scans
  2880. * "the hard way", rather than using device's scan. */
  2881. if (cfg->mod_params->disable_hw_scan) {
  2882. if (iwl_debug_level & IWL_DL_INFO)
  2883. dev_printk(KERN_DEBUG, &(pdev->dev),
  2884. "Disabling hw_scan\n");
  2885. iwl_hw_ops.hw_scan = NULL;
  2886. }
  2887. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2888. if (!hw) {
  2889. err = -ENOMEM;
  2890. goto out;
  2891. }
  2892. priv = hw->priv;
  2893. /* At this point both hw and priv are allocated. */
  2894. SET_IEEE80211_DEV(hw, &pdev->dev);
  2895. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2896. priv->cfg = cfg;
  2897. priv->pci_dev = pdev;
  2898. priv->inta_mask = CSR_INI_SET_MASK;
  2899. #ifdef CONFIG_IWLWIFI_DEBUG
  2900. atomic_set(&priv->restrict_refcnt, 0);
  2901. #endif
  2902. if (iwl_alloc_traffic_mem(priv))
  2903. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2904. /**************************
  2905. * 2. Initializing PCI bus
  2906. **************************/
  2907. if (pci_enable_device(pdev)) {
  2908. err = -ENODEV;
  2909. goto out_ieee80211_free_hw;
  2910. }
  2911. pci_set_master(pdev);
  2912. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2913. if (!err)
  2914. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2915. if (err) {
  2916. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2917. if (!err)
  2918. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2919. /* both attempts failed: */
  2920. if (err) {
  2921. IWL_WARN(priv, "No suitable DMA available.\n");
  2922. goto out_pci_disable_device;
  2923. }
  2924. }
  2925. err = pci_request_regions(pdev, DRV_NAME);
  2926. if (err)
  2927. goto out_pci_disable_device;
  2928. pci_set_drvdata(pdev, priv);
  2929. /***********************
  2930. * 3. Read REV register
  2931. ***********************/
  2932. priv->hw_base = pci_iomap(pdev, 0, 0);
  2933. if (!priv->hw_base) {
  2934. err = -ENODEV;
  2935. goto out_pci_release_regions;
  2936. }
  2937. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2938. (unsigned long long) pci_resource_len(pdev, 0));
  2939. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2940. /* these spin locks will be used in apm_ops.init and EEPROM access
  2941. * we should init now
  2942. */
  2943. spin_lock_init(&priv->reg_lock);
  2944. spin_lock_init(&priv->lock);
  2945. /*
  2946. * stop and reset the on-board processor just in case it is in a
  2947. * strange state ... like being left stranded by a primary kernel
  2948. * and this is now the kdump kernel trying to start up
  2949. */
  2950. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2951. iwl_hw_detect(priv);
  2952. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2953. priv->cfg->name, priv->hw_rev);
  2954. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2955. * PCI Tx retries from interfering with C3 CPU state */
  2956. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2957. iwl_prepare_card_hw(priv);
  2958. if (!priv->hw_ready) {
  2959. IWL_WARN(priv, "Failed, HW not ready\n");
  2960. goto out_iounmap;
  2961. }
  2962. /*****************
  2963. * 4. Read EEPROM
  2964. *****************/
  2965. /* Read the EEPROM */
  2966. err = iwl_eeprom_init(priv);
  2967. if (err) {
  2968. IWL_ERR(priv, "Unable to init EEPROM\n");
  2969. goto out_iounmap;
  2970. }
  2971. err = iwl_eeprom_check_version(priv);
  2972. if (err)
  2973. goto out_free_eeprom;
  2974. /* extract MAC Address */
  2975. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2976. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2977. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2978. /************************
  2979. * 5. Setup HW constants
  2980. ************************/
  2981. if (iwl_set_hw_params(priv)) {
  2982. IWL_ERR(priv, "failed to set hw parameters\n");
  2983. goto out_free_eeprom;
  2984. }
  2985. /*******************
  2986. * 6. Setup priv
  2987. *******************/
  2988. err = iwl_init_drv(priv);
  2989. if (err)
  2990. goto out_free_eeprom;
  2991. /* At this point both hw and priv are initialized. */
  2992. /********************
  2993. * 7. Setup services
  2994. ********************/
  2995. spin_lock_irqsave(&priv->lock, flags);
  2996. iwl_disable_interrupts(priv);
  2997. spin_unlock_irqrestore(&priv->lock, flags);
  2998. pci_enable_msi(priv->pci_dev);
  2999. iwl_alloc_isr_ict(priv);
  3000. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3001. IRQF_SHARED, DRV_NAME, priv);
  3002. if (err) {
  3003. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3004. goto out_disable_msi;
  3005. }
  3006. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  3007. if (err) {
  3008. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3009. goto out_free_irq;
  3010. }
  3011. iwl_setup_deferred_work(priv);
  3012. iwl_setup_rx_handlers(priv);
  3013. /*********************************************
  3014. * 8. Enable interrupts and read RFKILL state
  3015. *********************************************/
  3016. /* enable interrupts if needed: hw bug w/a */
  3017. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  3018. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  3019. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  3020. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  3021. }
  3022. iwl_enable_interrupts(priv);
  3023. /* If platform's RF_KILL switch is NOT set to KILL */
  3024. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  3025. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3026. else
  3027. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3028. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  3029. test_bit(STATUS_RF_KILL_HW, &priv->status));
  3030. iwl_power_initialize(priv);
  3031. iwl_tt_initialize(priv);
  3032. err = iwl_request_firmware(priv, true);
  3033. if (err)
  3034. goto out_remove_sysfs;
  3035. return 0;
  3036. out_remove_sysfs:
  3037. destroy_workqueue(priv->workqueue);
  3038. priv->workqueue = NULL;
  3039. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3040. out_free_irq:
  3041. free_irq(priv->pci_dev->irq, priv);
  3042. iwl_free_isr_ict(priv);
  3043. out_disable_msi:
  3044. pci_disable_msi(priv->pci_dev);
  3045. iwl_uninit_drv(priv);
  3046. out_free_eeprom:
  3047. iwl_eeprom_free(priv);
  3048. out_iounmap:
  3049. pci_iounmap(pdev, priv->hw_base);
  3050. out_pci_release_regions:
  3051. pci_set_drvdata(pdev, NULL);
  3052. pci_release_regions(pdev);
  3053. out_pci_disable_device:
  3054. pci_disable_device(pdev);
  3055. out_ieee80211_free_hw:
  3056. iwl_free_traffic_mem(priv);
  3057. ieee80211_free_hw(priv->hw);
  3058. out:
  3059. return err;
  3060. }
  3061. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  3062. {
  3063. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3064. unsigned long flags;
  3065. if (!priv)
  3066. return;
  3067. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3068. iwl_dbgfs_unregister(priv);
  3069. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  3070. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  3071. * to be called and iwl_down since we are removing the device
  3072. * we need to set STATUS_EXIT_PENDING bit.
  3073. */
  3074. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3075. if (priv->mac80211_registered) {
  3076. ieee80211_unregister_hw(priv->hw);
  3077. priv->mac80211_registered = 0;
  3078. } else {
  3079. iwl_down(priv);
  3080. }
  3081. /*
  3082. * Make sure device is reset to low power before unloading driver.
  3083. * This may be redundant with iwl_down(), but there are paths to
  3084. * run iwl_down() without calling apm_ops.stop(), and there are
  3085. * paths to avoid running iwl_down() at all before leaving driver.
  3086. * This (inexpensive) call *makes sure* device is reset.
  3087. */
  3088. priv->cfg->ops->lib->apm_ops.stop(priv);
  3089. iwl_tt_exit(priv);
  3090. /* make sure we flush any pending irq or
  3091. * tasklet for the driver
  3092. */
  3093. spin_lock_irqsave(&priv->lock, flags);
  3094. iwl_disable_interrupts(priv);
  3095. spin_unlock_irqrestore(&priv->lock, flags);
  3096. iwl_synchronize_irq(priv);
  3097. iwl_dealloc_ucode_pci(priv);
  3098. if (priv->rxq.bd)
  3099. iwl_rx_queue_free(priv, &priv->rxq);
  3100. iwl_hw_txq_ctx_free(priv);
  3101. iwl_clear_stations_table(priv);
  3102. iwl_eeprom_free(priv);
  3103. /*netif_stop_queue(dev); */
  3104. flush_workqueue(priv->workqueue);
  3105. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3106. * priv->workqueue... so we can't take down the workqueue
  3107. * until now... */
  3108. destroy_workqueue(priv->workqueue);
  3109. priv->workqueue = NULL;
  3110. iwl_free_traffic_mem(priv);
  3111. free_irq(priv->pci_dev->irq, priv);
  3112. pci_disable_msi(priv->pci_dev);
  3113. pci_iounmap(pdev, priv->hw_base);
  3114. pci_release_regions(pdev);
  3115. pci_disable_device(pdev);
  3116. pci_set_drvdata(pdev, NULL);
  3117. iwl_uninit_drv(priv);
  3118. iwl_free_isr_ict(priv);
  3119. if (priv->ibss_beacon)
  3120. dev_kfree_skb(priv->ibss_beacon);
  3121. ieee80211_free_hw(priv->hw);
  3122. }
  3123. /*****************************************************************************
  3124. *
  3125. * driver and module entry point
  3126. *
  3127. *****************************************************************************/
  3128. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3129. static DEFINE_PCI_DEVICE_TABLE(iwl_hw_card_ids) = {
  3130. #ifdef CONFIG_IWL4965
  3131. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3132. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3133. #endif /* CONFIG_IWL4965 */
  3134. #ifdef CONFIG_IWL5000
  3135. /* 5100 Series WiFi */
  3136. {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
  3137. {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
  3138. {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
  3139. {IWL_PCI_DEVICE(0x4232, 0x1304, iwl5100_agn_cfg)}, /* Half Mini Card */
  3140. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bgn_cfg)}, /* Mini Card */
  3141. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3142. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)}, /* Mini Card */
  3143. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)}, /* Half Mini Card */
  3144. {IWL_PCI_DEVICE(0x4232, 0x1221, iwl5100_agn_cfg)}, /* Mini Card */
  3145. {IWL_PCI_DEVICE(0x4232, 0x1321, iwl5100_agn_cfg)}, /* Half Mini Card */
  3146. {IWL_PCI_DEVICE(0x4232, 0x1224, iwl5100_agn_cfg)}, /* Mini Card */
  3147. {IWL_PCI_DEVICE(0x4232, 0x1324, iwl5100_agn_cfg)}, /* Half Mini Card */
  3148. {IWL_PCI_DEVICE(0x4232, 0x1225, iwl5100_bgn_cfg)}, /* Mini Card */
  3149. {IWL_PCI_DEVICE(0x4232, 0x1325, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3150. {IWL_PCI_DEVICE(0x4232, 0x1226, iwl5100_abg_cfg)}, /* Mini Card */
  3151. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)}, /* Half Mini Card */
  3152. {IWL_PCI_DEVICE(0x4237, 0x1211, iwl5100_agn_cfg)}, /* Mini Card */
  3153. {IWL_PCI_DEVICE(0x4237, 0x1311, iwl5100_agn_cfg)}, /* Half Mini Card */
  3154. {IWL_PCI_DEVICE(0x4237, 0x1214, iwl5100_agn_cfg)}, /* Mini Card */
  3155. {IWL_PCI_DEVICE(0x4237, 0x1314, iwl5100_agn_cfg)}, /* Half Mini Card */
  3156. {IWL_PCI_DEVICE(0x4237, 0x1215, iwl5100_bgn_cfg)}, /* Mini Card */
  3157. {IWL_PCI_DEVICE(0x4237, 0x1315, iwl5100_bgn_cfg)}, /* Half Mini Card */
  3158. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)}, /* Mini Card */
  3159. {IWL_PCI_DEVICE(0x4237, 0x1316, iwl5100_abg_cfg)}, /* Half Mini Card */
  3160. /* 5300 Series WiFi */
  3161. {IWL_PCI_DEVICE(0x4235, 0x1021, iwl5300_agn_cfg)}, /* Mini Card */
  3162. {IWL_PCI_DEVICE(0x4235, 0x1121, iwl5300_agn_cfg)}, /* Half Mini Card */
  3163. {IWL_PCI_DEVICE(0x4235, 0x1024, iwl5300_agn_cfg)}, /* Mini Card */
  3164. {IWL_PCI_DEVICE(0x4235, 0x1124, iwl5300_agn_cfg)}, /* Half Mini Card */
  3165. {IWL_PCI_DEVICE(0x4235, 0x1001, iwl5300_agn_cfg)}, /* Mini Card */
  3166. {IWL_PCI_DEVICE(0x4235, 0x1101, iwl5300_agn_cfg)}, /* Half Mini Card */
  3167. {IWL_PCI_DEVICE(0x4235, 0x1004, iwl5300_agn_cfg)}, /* Mini Card */
  3168. {IWL_PCI_DEVICE(0x4235, 0x1104, iwl5300_agn_cfg)}, /* Half Mini Card */
  3169. {IWL_PCI_DEVICE(0x4236, 0x1011, iwl5300_agn_cfg)}, /* Mini Card */
  3170. {IWL_PCI_DEVICE(0x4236, 0x1111, iwl5300_agn_cfg)}, /* Half Mini Card */
  3171. {IWL_PCI_DEVICE(0x4236, 0x1014, iwl5300_agn_cfg)}, /* Mini Card */
  3172. {IWL_PCI_DEVICE(0x4236, 0x1114, iwl5300_agn_cfg)}, /* Half Mini Card */
  3173. /* 5350 Series WiFi/WiMax */
  3174. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)}, /* Mini Card */
  3175. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)}, /* Mini Card */
  3176. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)}, /* Mini Card */
  3177. /* 5150 Series Wifi/WiMax */
  3178. {IWL_PCI_DEVICE(0x423C, 0x1201, iwl5150_agn_cfg)}, /* Mini Card */
  3179. {IWL_PCI_DEVICE(0x423C, 0x1301, iwl5150_agn_cfg)}, /* Half Mini Card */
  3180. {IWL_PCI_DEVICE(0x423C, 0x1206, iwl5150_abg_cfg)}, /* Mini Card */
  3181. {IWL_PCI_DEVICE(0x423C, 0x1306, iwl5150_abg_cfg)}, /* Half Mini Card */
  3182. {IWL_PCI_DEVICE(0x423C, 0x1221, iwl5150_agn_cfg)}, /* Mini Card */
  3183. {IWL_PCI_DEVICE(0x423C, 0x1321, iwl5150_agn_cfg)}, /* Half Mini Card */
  3184. {IWL_PCI_DEVICE(0x423D, 0x1211, iwl5150_agn_cfg)}, /* Mini Card */
  3185. {IWL_PCI_DEVICE(0x423D, 0x1311, iwl5150_agn_cfg)}, /* Half Mini Card */
  3186. {IWL_PCI_DEVICE(0x423D, 0x1216, iwl5150_abg_cfg)}, /* Mini Card */
  3187. {IWL_PCI_DEVICE(0x423D, 0x1316, iwl5150_abg_cfg)}, /* Half Mini Card */
  3188. /* 6x00 Series */
  3189. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  3190. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  3191. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  3192. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  3193. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  3194. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  3195. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  3196. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  3197. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  3198. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  3199. /* 6x50 WiFi/WiMax Series */
  3200. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  3201. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  3202. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  3203. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  3204. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  3205. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  3206. /* 1000 Series WiFi */
  3207. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  3208. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  3209. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  3210. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  3211. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  3212. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  3213. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  3214. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  3215. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  3216. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  3217. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  3218. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  3219. #endif /* CONFIG_IWL5000 */
  3220. {0}
  3221. };
  3222. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3223. static struct pci_driver iwl_driver = {
  3224. .name = DRV_NAME,
  3225. .id_table = iwl_hw_card_ids,
  3226. .probe = iwl_pci_probe,
  3227. .remove = __devexit_p(iwl_pci_remove),
  3228. #ifdef CONFIG_PM
  3229. .suspend = iwl_pci_suspend,
  3230. .resume = iwl_pci_resume,
  3231. #endif
  3232. };
  3233. static int __init iwl_init(void)
  3234. {
  3235. int ret;
  3236. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3237. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3238. ret = iwlagn_rate_control_register();
  3239. if (ret) {
  3240. printk(KERN_ERR DRV_NAME
  3241. "Unable to register rate control algorithm: %d\n", ret);
  3242. return ret;
  3243. }
  3244. ret = pci_register_driver(&iwl_driver);
  3245. if (ret) {
  3246. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3247. goto error_register;
  3248. }
  3249. return ret;
  3250. error_register:
  3251. iwlagn_rate_control_unregister();
  3252. return ret;
  3253. }
  3254. static void __exit iwl_exit(void)
  3255. {
  3256. pci_unregister_driver(&iwl_driver);
  3257. iwlagn_rate_control_unregister();
  3258. }
  3259. module_exit(iwl_exit);
  3260. module_init(iwl_init);
  3261. #ifdef CONFIG_IWLWIFI_DEBUG
  3262. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  3263. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  3264. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3265. MODULE_PARM_DESC(debug, "debug output mask");
  3266. #endif