sunxi.dtsi 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. /*
  2. * Copyright 2012 Maxime Ripard
  3. *
  4. * Maxime Ripard <maxime.ripard@free-electrons.com>
  5. *
  6. * The code contained herein is licensed under the GNU General Public
  7. * License. You may obtain a copy of the GNU General Public License
  8. * Version 2 or later at the following locations:
  9. *
  10. * http://www.opensource.org/licenses/gpl-license.html
  11. * http://www.gnu.org/copyleft/gpl.html
  12. */
  13. /include/ "skeleton.dtsi"
  14. / {
  15. interrupt-parent = <&intc>;
  16. cpus {
  17. cpu@0 {
  18. compatible = "arm,cortex-a8";
  19. };
  20. };
  21. clocks {
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. osc: oscillator {
  25. #clock-cells = <0>;
  26. compatible = "fixed-clock";
  27. clock-frequency = <24000000>;
  28. };
  29. };
  30. soc {
  31. compatible = "simple-bus";
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. reg = <0x01c20000 0x300000>;
  35. ranges;
  36. timer@01c20c00 {
  37. compatible = "allwinner,sunxi-timer";
  38. reg = <0x01c20c00 0x400>;
  39. interrupts = <22>;
  40. clocks = <&osc>;
  41. };
  42. intc: interrupt-controller@01c20400 {
  43. compatible = "allwinner,sunxi-ic";
  44. reg = <0x01c20400 0x400>;
  45. interrupt-controller;
  46. #interrupt-cells = <1>;
  47. };
  48. uart1: uart@01c28400 {
  49. compatible = "ns8250";
  50. reg = <0x01c28400 0x400>;
  51. interrupts = <2>;
  52. reg-shift = <2>;
  53. clock-frequency = <24000000>;
  54. status = "disabled";
  55. };
  56. };
  57. };