bnx2x_stats.c 62 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999
  1. /* bnx2x_stats.c: Broadcom Everest network driver.
  2. *
  3. * Copyright (c) 2007-2013 Broadcom Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation.
  8. *
  9. * Maintained by: Eilon Greenstein <eilong@broadcom.com>
  10. * Written by: Eliezer Tamir
  11. * Based on code from Michael Chan's bnx2 driver
  12. * UDP CSUM errata workaround by Arik Gendelman
  13. * Slowpath and fastpath rework by Vladislav Zolotarov
  14. * Statistics and Link management by Yitchak Gertner
  15. *
  16. */
  17. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  18. #include "bnx2x_stats.h"
  19. #include "bnx2x_cmn.h"
  20. #include "bnx2x_sriov.h"
  21. /* Statistics */
  22. /*
  23. * General service functions
  24. */
  25. static inline long bnx2x_hilo(u32 *hiref)
  26. {
  27. u32 lo = *(hiref + 1);
  28. #if (BITS_PER_LONG == 64)
  29. u32 hi = *hiref;
  30. return HILO_U64(hi, lo);
  31. #else
  32. return lo;
  33. #endif
  34. }
  35. static inline u16 bnx2x_get_port_stats_dma_len(struct bnx2x *bp)
  36. {
  37. u16 res = 0;
  38. /* 'newest' convention - shmem2 cotains the size of the port stats */
  39. if (SHMEM2_HAS(bp, sizeof_port_stats)) {
  40. u32 size = SHMEM2_RD(bp, sizeof_port_stats);
  41. if (size)
  42. res = size;
  43. /* prevent newer BC from causing buffer overflow */
  44. if (res > sizeof(struct host_port_stats))
  45. res = sizeof(struct host_port_stats);
  46. }
  47. /* Older convention - all BCs support the port stats' fields up until
  48. * the 'not_used' field
  49. */
  50. if (!res) {
  51. res = offsetof(struct host_port_stats, not_used) + 4;
  52. /* if PFC stats are supported by the MFW, DMA them as well */
  53. if (bp->flags & BC_SUPPORTS_PFC_STATS) {
  54. res += offsetof(struct host_port_stats,
  55. pfc_frames_rx_lo) -
  56. offsetof(struct host_port_stats,
  57. pfc_frames_tx_hi) + 4 ;
  58. }
  59. }
  60. res >>= 2;
  61. WARN_ON(res > 2 * DMAE_LEN32_RD_MAX);
  62. return res;
  63. }
  64. /*
  65. * Init service functions
  66. */
  67. static void bnx2x_dp_stats(struct bnx2x *bp)
  68. {
  69. int i;
  70. DP(BNX2X_MSG_STATS, "dumping stats:\n"
  71. "fw_stats_req\n"
  72. " hdr\n"
  73. " cmd_num %d\n"
  74. " reserved0 %d\n"
  75. " drv_stats_counter %d\n"
  76. " reserved1 %d\n"
  77. " stats_counters_addrs %x %x\n",
  78. bp->fw_stats_req->hdr.cmd_num,
  79. bp->fw_stats_req->hdr.reserved0,
  80. bp->fw_stats_req->hdr.drv_stats_counter,
  81. bp->fw_stats_req->hdr.reserved1,
  82. bp->fw_stats_req->hdr.stats_counters_addrs.hi,
  83. bp->fw_stats_req->hdr.stats_counters_addrs.lo);
  84. for (i = 0; i < bp->fw_stats_req->hdr.cmd_num; i++) {
  85. DP(BNX2X_MSG_STATS,
  86. "query[%d]\n"
  87. " kind %d\n"
  88. " index %d\n"
  89. " funcID %d\n"
  90. " reserved %d\n"
  91. " address %x %x\n",
  92. i, bp->fw_stats_req->query[i].kind,
  93. bp->fw_stats_req->query[i].index,
  94. bp->fw_stats_req->query[i].funcID,
  95. bp->fw_stats_req->query[i].reserved,
  96. bp->fw_stats_req->query[i].address.hi,
  97. bp->fw_stats_req->query[i].address.lo);
  98. }
  99. }
  100. /* Post the next statistics ramrod. Protect it with the spin in
  101. * order to ensure the strict order between statistics ramrods
  102. * (each ramrod has a sequence number passed in a
  103. * bp->fw_stats_req->hdr.drv_stats_counter and ramrods must be
  104. * sent in order).
  105. */
  106. static void bnx2x_storm_stats_post(struct bnx2x *bp)
  107. {
  108. if (!bp->stats_pending) {
  109. int rc;
  110. spin_lock_bh(&bp->stats_lock);
  111. if (bp->stats_pending) {
  112. spin_unlock_bh(&bp->stats_lock);
  113. return;
  114. }
  115. bp->fw_stats_req->hdr.drv_stats_counter =
  116. cpu_to_le16(bp->stats_counter++);
  117. DP(BNX2X_MSG_STATS, "Sending statistics ramrod %d\n",
  118. bp->fw_stats_req->hdr.drv_stats_counter);
  119. /* adjust the ramrod to include VF queues statistics */
  120. bnx2x_iov_adjust_stats_req(bp);
  121. bnx2x_dp_stats(bp);
  122. /* send FW stats ramrod */
  123. rc = bnx2x_sp_post(bp, RAMROD_CMD_ID_COMMON_STAT_QUERY, 0,
  124. U64_HI(bp->fw_stats_req_mapping),
  125. U64_LO(bp->fw_stats_req_mapping),
  126. NONE_CONNECTION_TYPE);
  127. if (rc == 0)
  128. bp->stats_pending = 1;
  129. spin_unlock_bh(&bp->stats_lock);
  130. }
  131. }
  132. static void bnx2x_hw_stats_post(struct bnx2x *bp)
  133. {
  134. struct dmae_command *dmae = &bp->stats_dmae;
  135. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  136. *stats_comp = DMAE_COMP_VAL;
  137. if (CHIP_REV_IS_SLOW(bp))
  138. return;
  139. /* Update MCP's statistics if possible */
  140. if (bp->func_stx)
  141. memcpy(bnx2x_sp(bp, func_stats), &bp->func_stats,
  142. sizeof(bp->func_stats));
  143. /* loader */
  144. if (bp->executer_idx) {
  145. int loader_idx = PMF_DMAE_C(bp);
  146. u32 opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  147. true, DMAE_COMP_GRC);
  148. opcode = bnx2x_dmae_opcode_clr_src_reset(opcode);
  149. memset(dmae, 0, sizeof(struct dmae_command));
  150. dmae->opcode = opcode;
  151. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, dmae[0]));
  152. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, dmae[0]));
  153. dmae->dst_addr_lo = (DMAE_REG_CMD_MEM +
  154. sizeof(struct dmae_command) *
  155. (loader_idx + 1)) >> 2;
  156. dmae->dst_addr_hi = 0;
  157. dmae->len = sizeof(struct dmae_command) >> 2;
  158. if (CHIP_IS_E1(bp))
  159. dmae->len--;
  160. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx + 1] >> 2;
  161. dmae->comp_addr_hi = 0;
  162. dmae->comp_val = 1;
  163. *stats_comp = 0;
  164. bnx2x_post_dmae(bp, dmae, loader_idx);
  165. } else if (bp->func_stx) {
  166. *stats_comp = 0;
  167. bnx2x_post_dmae(bp, dmae, INIT_DMAE_C(bp));
  168. }
  169. }
  170. static int bnx2x_stats_comp(struct bnx2x *bp)
  171. {
  172. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  173. int cnt = 10;
  174. might_sleep();
  175. while (*stats_comp != DMAE_COMP_VAL) {
  176. if (!cnt) {
  177. BNX2X_ERR("timeout waiting for stats finished\n");
  178. break;
  179. }
  180. cnt--;
  181. usleep_range(1000, 2000);
  182. }
  183. return 1;
  184. }
  185. /*
  186. * Statistics service functions
  187. */
  188. /* should be called under stats_sema */
  189. static void __bnx2x_stats_pmf_update(struct bnx2x *bp)
  190. {
  191. struct dmae_command *dmae;
  192. u32 opcode;
  193. int loader_idx = PMF_DMAE_C(bp);
  194. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  195. /* sanity */
  196. if (!bp->port.pmf || !bp->port.port_stx) {
  197. BNX2X_ERR("BUG!\n");
  198. return;
  199. }
  200. bp->executer_idx = 0;
  201. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI, false, 0);
  202. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  203. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_GRC);
  204. dmae->src_addr_lo = bp->port.port_stx >> 2;
  205. dmae->src_addr_hi = 0;
  206. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  207. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  208. dmae->len = DMAE_LEN32_RD_MAX;
  209. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  210. dmae->comp_addr_hi = 0;
  211. dmae->comp_val = 1;
  212. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  213. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  214. dmae->src_addr_lo = (bp->port.port_stx >> 2) + DMAE_LEN32_RD_MAX;
  215. dmae->src_addr_hi = 0;
  216. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats) +
  217. DMAE_LEN32_RD_MAX * 4);
  218. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats) +
  219. DMAE_LEN32_RD_MAX * 4);
  220. dmae->len = bnx2x_get_port_stats_dma_len(bp) - DMAE_LEN32_RD_MAX;
  221. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  222. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  223. dmae->comp_val = DMAE_COMP_VAL;
  224. *stats_comp = 0;
  225. bnx2x_hw_stats_post(bp);
  226. bnx2x_stats_comp(bp);
  227. }
  228. static void bnx2x_port_stats_init(struct bnx2x *bp)
  229. {
  230. struct dmae_command *dmae;
  231. int port = BP_PORT(bp);
  232. u32 opcode;
  233. int loader_idx = PMF_DMAE_C(bp);
  234. u32 mac_addr;
  235. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  236. /* sanity */
  237. if (!bp->link_vars.link_up || !bp->port.pmf) {
  238. BNX2X_ERR("BUG!\n");
  239. return;
  240. }
  241. bp->executer_idx = 0;
  242. /* MCP */
  243. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  244. true, DMAE_COMP_GRC);
  245. if (bp->port.port_stx) {
  246. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  247. dmae->opcode = opcode;
  248. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  249. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  250. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  251. dmae->dst_addr_hi = 0;
  252. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  253. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  254. dmae->comp_addr_hi = 0;
  255. dmae->comp_val = 1;
  256. }
  257. if (bp->func_stx) {
  258. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  259. dmae->opcode = opcode;
  260. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  261. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  262. dmae->dst_addr_lo = bp->func_stx >> 2;
  263. dmae->dst_addr_hi = 0;
  264. dmae->len = sizeof(struct host_func_stats) >> 2;
  265. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  266. dmae->comp_addr_hi = 0;
  267. dmae->comp_val = 1;
  268. }
  269. /* MAC */
  270. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  271. true, DMAE_COMP_GRC);
  272. /* EMAC is special */
  273. if (bp->link_vars.mac_type == MAC_TYPE_EMAC) {
  274. mac_addr = (port ? GRCBASE_EMAC1 : GRCBASE_EMAC0);
  275. /* EMAC_REG_EMAC_RX_STAT_AC (EMAC_REG_EMAC_RX_STAT_AC_COUNT)*/
  276. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  277. dmae->opcode = opcode;
  278. dmae->src_addr_lo = (mac_addr +
  279. EMAC_REG_EMAC_RX_STAT_AC) >> 2;
  280. dmae->src_addr_hi = 0;
  281. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  282. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  283. dmae->len = EMAC_REG_EMAC_RX_STAT_AC_COUNT;
  284. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  285. dmae->comp_addr_hi = 0;
  286. dmae->comp_val = 1;
  287. /* EMAC_REG_EMAC_RX_STAT_AC_28 */
  288. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  289. dmae->opcode = opcode;
  290. dmae->src_addr_lo = (mac_addr +
  291. EMAC_REG_EMAC_RX_STAT_AC_28) >> 2;
  292. dmae->src_addr_hi = 0;
  293. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  294. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  295. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  296. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  297. dmae->len = 1;
  298. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  299. dmae->comp_addr_hi = 0;
  300. dmae->comp_val = 1;
  301. /* EMAC_REG_EMAC_TX_STAT_AC (EMAC_REG_EMAC_TX_STAT_AC_COUNT)*/
  302. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  303. dmae->opcode = opcode;
  304. dmae->src_addr_lo = (mac_addr +
  305. EMAC_REG_EMAC_TX_STAT_AC) >> 2;
  306. dmae->src_addr_hi = 0;
  307. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  308. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  309. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  310. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  311. dmae->len = EMAC_REG_EMAC_TX_STAT_AC_COUNT;
  312. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  313. dmae->comp_addr_hi = 0;
  314. dmae->comp_val = 1;
  315. } else {
  316. u32 tx_src_addr_lo, rx_src_addr_lo;
  317. u16 rx_len, tx_len;
  318. /* configure the params according to MAC type */
  319. switch (bp->link_vars.mac_type) {
  320. case MAC_TYPE_BMAC:
  321. mac_addr = (port ? NIG_REG_INGRESS_BMAC1_MEM :
  322. NIG_REG_INGRESS_BMAC0_MEM);
  323. /* BIGMAC_REGISTER_TX_STAT_GTPKT ..
  324. BIGMAC_REGISTER_TX_STAT_GTBYT */
  325. if (CHIP_IS_E1x(bp)) {
  326. tx_src_addr_lo = (mac_addr +
  327. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  328. tx_len = (8 + BIGMAC_REGISTER_TX_STAT_GTBYT -
  329. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  330. rx_src_addr_lo = (mac_addr +
  331. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  332. rx_len = (8 + BIGMAC_REGISTER_RX_STAT_GRIPJ -
  333. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  334. } else {
  335. tx_src_addr_lo = (mac_addr +
  336. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  337. tx_len = (8 + BIGMAC2_REGISTER_TX_STAT_GTBYT -
  338. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  339. rx_src_addr_lo = (mac_addr +
  340. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  341. rx_len = (8 + BIGMAC2_REGISTER_RX_STAT_GRIPJ -
  342. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  343. }
  344. break;
  345. case MAC_TYPE_UMAC: /* handled by MSTAT */
  346. case MAC_TYPE_XMAC: /* handled by MSTAT */
  347. default:
  348. mac_addr = port ? GRCBASE_MSTAT1 : GRCBASE_MSTAT0;
  349. tx_src_addr_lo = (mac_addr +
  350. MSTAT_REG_TX_STAT_GTXPOK_LO) >> 2;
  351. rx_src_addr_lo = (mac_addr +
  352. MSTAT_REG_RX_STAT_GR64_LO) >> 2;
  353. tx_len = sizeof(bp->slowpath->
  354. mac_stats.mstat_stats.stats_tx) >> 2;
  355. rx_len = sizeof(bp->slowpath->
  356. mac_stats.mstat_stats.stats_rx) >> 2;
  357. break;
  358. }
  359. /* TX stats */
  360. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  361. dmae->opcode = opcode;
  362. dmae->src_addr_lo = tx_src_addr_lo;
  363. dmae->src_addr_hi = 0;
  364. dmae->len = tx_len;
  365. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  366. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  367. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  368. dmae->comp_addr_hi = 0;
  369. dmae->comp_val = 1;
  370. /* RX stats */
  371. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  372. dmae->opcode = opcode;
  373. dmae->src_addr_hi = 0;
  374. dmae->src_addr_lo = rx_src_addr_lo;
  375. dmae->dst_addr_lo =
  376. U64_LO(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  377. dmae->dst_addr_hi =
  378. U64_HI(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  379. dmae->len = rx_len;
  380. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  381. dmae->comp_addr_hi = 0;
  382. dmae->comp_val = 1;
  383. }
  384. /* NIG */
  385. if (!CHIP_IS_E3(bp)) {
  386. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  387. dmae->opcode = opcode;
  388. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT0 :
  389. NIG_REG_STAT0_EGRESS_MAC_PKT0) >> 2;
  390. dmae->src_addr_hi = 0;
  391. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  392. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  393. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  394. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  395. dmae->len = (2*sizeof(u32)) >> 2;
  396. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  397. dmae->comp_addr_hi = 0;
  398. dmae->comp_val = 1;
  399. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  400. dmae->opcode = opcode;
  401. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT1 :
  402. NIG_REG_STAT0_EGRESS_MAC_PKT1) >> 2;
  403. dmae->src_addr_hi = 0;
  404. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  405. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  406. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  407. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  408. dmae->len = (2*sizeof(u32)) >> 2;
  409. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  410. dmae->comp_addr_hi = 0;
  411. dmae->comp_val = 1;
  412. }
  413. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  414. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  415. true, DMAE_COMP_PCI);
  416. dmae->src_addr_lo = (port ? NIG_REG_STAT1_BRB_DISCARD :
  417. NIG_REG_STAT0_BRB_DISCARD) >> 2;
  418. dmae->src_addr_hi = 0;
  419. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats));
  420. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats));
  421. dmae->len = (sizeof(struct nig_stats) - 4*sizeof(u32)) >> 2;
  422. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  423. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  424. dmae->comp_val = DMAE_COMP_VAL;
  425. *stats_comp = 0;
  426. }
  427. static void bnx2x_func_stats_init(struct bnx2x *bp)
  428. {
  429. struct dmae_command *dmae = &bp->stats_dmae;
  430. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  431. /* sanity */
  432. if (!bp->func_stx) {
  433. BNX2X_ERR("BUG!\n");
  434. return;
  435. }
  436. bp->executer_idx = 0;
  437. memset(dmae, 0, sizeof(struct dmae_command));
  438. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  439. true, DMAE_COMP_PCI);
  440. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  441. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  442. dmae->dst_addr_lo = bp->func_stx >> 2;
  443. dmae->dst_addr_hi = 0;
  444. dmae->len = sizeof(struct host_func_stats) >> 2;
  445. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  446. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  447. dmae->comp_val = DMAE_COMP_VAL;
  448. *stats_comp = 0;
  449. }
  450. /* should be called under stats_sema */
  451. static void __bnx2x_stats_start(struct bnx2x *bp)
  452. {
  453. /* vfs travel through here as part of the statistics FSM, but no action
  454. * is required
  455. */
  456. if (IS_VF(bp))
  457. return;
  458. if (bp->port.pmf)
  459. bnx2x_port_stats_init(bp);
  460. else if (bp->func_stx)
  461. bnx2x_func_stats_init(bp);
  462. bnx2x_hw_stats_post(bp);
  463. bnx2x_storm_stats_post(bp);
  464. bp->stats_started = true;
  465. }
  466. static void bnx2x_stats_start(struct bnx2x *bp)
  467. {
  468. if (down_timeout(&bp->stats_sema, HZ/10))
  469. BNX2X_ERR("Unable to acquire stats lock\n");
  470. __bnx2x_stats_start(bp);
  471. up(&bp->stats_sema);
  472. }
  473. static void bnx2x_stats_pmf_start(struct bnx2x *bp)
  474. {
  475. if (down_timeout(&bp->stats_sema, HZ/10))
  476. BNX2X_ERR("Unable to acquire stats lock\n");
  477. bnx2x_stats_comp(bp);
  478. __bnx2x_stats_pmf_update(bp);
  479. __bnx2x_stats_start(bp);
  480. up(&bp->stats_sema);
  481. }
  482. static void bnx2x_stats_pmf_update(struct bnx2x *bp)
  483. {
  484. if (down_timeout(&bp->stats_sema, HZ/10))
  485. BNX2X_ERR("Unable to acquire stats lock\n");
  486. __bnx2x_stats_pmf_update(bp);
  487. up(&bp->stats_sema);
  488. }
  489. static void bnx2x_stats_restart(struct bnx2x *bp)
  490. {
  491. /* vfs travel through here as part of the statistics FSM, but no action
  492. * is required
  493. */
  494. if (IS_VF(bp))
  495. return;
  496. if (down_timeout(&bp->stats_sema, HZ/10))
  497. BNX2X_ERR("Unable to acquire stats lock\n");
  498. bnx2x_stats_comp(bp);
  499. __bnx2x_stats_start(bp);
  500. up(&bp->stats_sema);
  501. }
  502. static void bnx2x_bmac_stats_update(struct bnx2x *bp)
  503. {
  504. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  505. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  506. struct {
  507. u32 lo;
  508. u32 hi;
  509. } diff;
  510. if (CHIP_IS_E1x(bp)) {
  511. struct bmac1_stats *new = bnx2x_sp(bp, mac_stats.bmac1_stats);
  512. /* the macros below will use "bmac1_stats" type */
  513. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  514. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  515. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  516. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  517. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  518. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  519. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  520. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  521. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  522. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  523. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  524. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  525. UPDATE_STAT64(tx_stat_gt127,
  526. tx_stat_etherstatspkts65octetsto127octets);
  527. UPDATE_STAT64(tx_stat_gt255,
  528. tx_stat_etherstatspkts128octetsto255octets);
  529. UPDATE_STAT64(tx_stat_gt511,
  530. tx_stat_etherstatspkts256octetsto511octets);
  531. UPDATE_STAT64(tx_stat_gt1023,
  532. tx_stat_etherstatspkts512octetsto1023octets);
  533. UPDATE_STAT64(tx_stat_gt1518,
  534. tx_stat_etherstatspkts1024octetsto1522octets);
  535. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  536. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  537. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  538. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  539. UPDATE_STAT64(tx_stat_gterr,
  540. tx_stat_dot3statsinternalmactransmiterrors);
  541. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  542. } else {
  543. struct bmac2_stats *new = bnx2x_sp(bp, mac_stats.bmac2_stats);
  544. /* the macros below will use "bmac2_stats" type */
  545. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  546. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  547. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  548. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  549. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  550. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  551. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  552. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  553. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  554. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  555. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  556. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  557. UPDATE_STAT64(tx_stat_gt127,
  558. tx_stat_etherstatspkts65octetsto127octets);
  559. UPDATE_STAT64(tx_stat_gt255,
  560. tx_stat_etherstatspkts128octetsto255octets);
  561. UPDATE_STAT64(tx_stat_gt511,
  562. tx_stat_etherstatspkts256octetsto511octets);
  563. UPDATE_STAT64(tx_stat_gt1023,
  564. tx_stat_etherstatspkts512octetsto1023octets);
  565. UPDATE_STAT64(tx_stat_gt1518,
  566. tx_stat_etherstatspkts1024octetsto1522octets);
  567. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  568. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  569. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  570. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  571. UPDATE_STAT64(tx_stat_gterr,
  572. tx_stat_dot3statsinternalmactransmiterrors);
  573. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  574. /* collect PFC stats */
  575. pstats->pfc_frames_tx_hi = new->tx_stat_gtpp_hi;
  576. pstats->pfc_frames_tx_lo = new->tx_stat_gtpp_lo;
  577. pstats->pfc_frames_rx_hi = new->rx_stat_grpp_hi;
  578. pstats->pfc_frames_rx_lo = new->rx_stat_grpp_lo;
  579. }
  580. estats->pause_frames_received_hi =
  581. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  582. estats->pause_frames_received_lo =
  583. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  584. estats->pause_frames_sent_hi =
  585. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  586. estats->pause_frames_sent_lo =
  587. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  588. estats->pfc_frames_received_hi =
  589. pstats->pfc_frames_rx_hi;
  590. estats->pfc_frames_received_lo =
  591. pstats->pfc_frames_rx_lo;
  592. estats->pfc_frames_sent_hi =
  593. pstats->pfc_frames_tx_hi;
  594. estats->pfc_frames_sent_lo =
  595. pstats->pfc_frames_tx_lo;
  596. }
  597. static void bnx2x_mstat_stats_update(struct bnx2x *bp)
  598. {
  599. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  600. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  601. struct mstat_stats *new = bnx2x_sp(bp, mac_stats.mstat_stats);
  602. ADD_STAT64(stats_rx.rx_grerb, rx_stat_ifhcinbadoctets);
  603. ADD_STAT64(stats_rx.rx_grfcs, rx_stat_dot3statsfcserrors);
  604. ADD_STAT64(stats_rx.rx_grund, rx_stat_etherstatsundersizepkts);
  605. ADD_STAT64(stats_rx.rx_grovr, rx_stat_dot3statsframestoolong);
  606. ADD_STAT64(stats_rx.rx_grfrg, rx_stat_etherstatsfragments);
  607. ADD_STAT64(stats_rx.rx_grxcf, rx_stat_maccontrolframesreceived);
  608. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_xoffstateentered);
  609. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_mac_xpf);
  610. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_outxoffsent);
  611. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_flowcontroldone);
  612. /* collect pfc stats */
  613. ADD_64(pstats->pfc_frames_tx_hi, new->stats_tx.tx_gtxpp_hi,
  614. pstats->pfc_frames_tx_lo, new->stats_tx.tx_gtxpp_lo);
  615. ADD_64(pstats->pfc_frames_rx_hi, new->stats_rx.rx_grxpp_hi,
  616. pstats->pfc_frames_rx_lo, new->stats_rx.rx_grxpp_lo);
  617. ADD_STAT64(stats_tx.tx_gt64, tx_stat_etherstatspkts64octets);
  618. ADD_STAT64(stats_tx.tx_gt127,
  619. tx_stat_etherstatspkts65octetsto127octets);
  620. ADD_STAT64(stats_tx.tx_gt255,
  621. tx_stat_etherstatspkts128octetsto255octets);
  622. ADD_STAT64(stats_tx.tx_gt511,
  623. tx_stat_etherstatspkts256octetsto511octets);
  624. ADD_STAT64(stats_tx.tx_gt1023,
  625. tx_stat_etherstatspkts512octetsto1023octets);
  626. ADD_STAT64(stats_tx.tx_gt1518,
  627. tx_stat_etherstatspkts1024octetsto1522octets);
  628. ADD_STAT64(stats_tx.tx_gt2047, tx_stat_mac_2047);
  629. ADD_STAT64(stats_tx.tx_gt4095, tx_stat_mac_4095);
  630. ADD_STAT64(stats_tx.tx_gt9216, tx_stat_mac_9216);
  631. ADD_STAT64(stats_tx.tx_gt16383, tx_stat_mac_16383);
  632. ADD_STAT64(stats_tx.tx_gterr,
  633. tx_stat_dot3statsinternalmactransmiterrors);
  634. ADD_STAT64(stats_tx.tx_gtufl, tx_stat_mac_ufl);
  635. estats->etherstatspkts1024octetsto1522octets_hi =
  636. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_hi;
  637. estats->etherstatspkts1024octetsto1522octets_lo =
  638. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_lo;
  639. estats->etherstatspktsover1522octets_hi =
  640. pstats->mac_stx[1].tx_stat_mac_2047_hi;
  641. estats->etherstatspktsover1522octets_lo =
  642. pstats->mac_stx[1].tx_stat_mac_2047_lo;
  643. ADD_64(estats->etherstatspktsover1522octets_hi,
  644. pstats->mac_stx[1].tx_stat_mac_4095_hi,
  645. estats->etherstatspktsover1522octets_lo,
  646. pstats->mac_stx[1].tx_stat_mac_4095_lo);
  647. ADD_64(estats->etherstatspktsover1522octets_hi,
  648. pstats->mac_stx[1].tx_stat_mac_9216_hi,
  649. estats->etherstatspktsover1522octets_lo,
  650. pstats->mac_stx[1].tx_stat_mac_9216_lo);
  651. ADD_64(estats->etherstatspktsover1522octets_hi,
  652. pstats->mac_stx[1].tx_stat_mac_16383_hi,
  653. estats->etherstatspktsover1522octets_lo,
  654. pstats->mac_stx[1].tx_stat_mac_16383_lo);
  655. estats->pause_frames_received_hi =
  656. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  657. estats->pause_frames_received_lo =
  658. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  659. estats->pause_frames_sent_hi =
  660. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  661. estats->pause_frames_sent_lo =
  662. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  663. estats->pfc_frames_received_hi =
  664. pstats->pfc_frames_rx_hi;
  665. estats->pfc_frames_received_lo =
  666. pstats->pfc_frames_rx_lo;
  667. estats->pfc_frames_sent_hi =
  668. pstats->pfc_frames_tx_hi;
  669. estats->pfc_frames_sent_lo =
  670. pstats->pfc_frames_tx_lo;
  671. }
  672. static void bnx2x_emac_stats_update(struct bnx2x *bp)
  673. {
  674. struct emac_stats *new = bnx2x_sp(bp, mac_stats.emac_stats);
  675. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  676. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  677. UPDATE_EXTEND_STAT(rx_stat_ifhcinbadoctets);
  678. UPDATE_EXTEND_STAT(tx_stat_ifhcoutbadoctets);
  679. UPDATE_EXTEND_STAT(rx_stat_dot3statsfcserrors);
  680. UPDATE_EXTEND_STAT(rx_stat_dot3statsalignmenterrors);
  681. UPDATE_EXTEND_STAT(rx_stat_dot3statscarriersenseerrors);
  682. UPDATE_EXTEND_STAT(rx_stat_falsecarriererrors);
  683. UPDATE_EXTEND_STAT(rx_stat_etherstatsundersizepkts);
  684. UPDATE_EXTEND_STAT(rx_stat_dot3statsframestoolong);
  685. UPDATE_EXTEND_STAT(rx_stat_etherstatsfragments);
  686. UPDATE_EXTEND_STAT(rx_stat_etherstatsjabbers);
  687. UPDATE_EXTEND_STAT(rx_stat_maccontrolframesreceived);
  688. UPDATE_EXTEND_STAT(rx_stat_xoffstateentered);
  689. UPDATE_EXTEND_STAT(rx_stat_xonpauseframesreceived);
  690. UPDATE_EXTEND_STAT(rx_stat_xoffpauseframesreceived);
  691. UPDATE_EXTEND_STAT(tx_stat_outxonsent);
  692. UPDATE_EXTEND_STAT(tx_stat_outxoffsent);
  693. UPDATE_EXTEND_STAT(tx_stat_flowcontroldone);
  694. UPDATE_EXTEND_STAT(tx_stat_etherstatscollisions);
  695. UPDATE_EXTEND_STAT(tx_stat_dot3statssinglecollisionframes);
  696. UPDATE_EXTEND_STAT(tx_stat_dot3statsmultiplecollisionframes);
  697. UPDATE_EXTEND_STAT(tx_stat_dot3statsdeferredtransmissions);
  698. UPDATE_EXTEND_STAT(tx_stat_dot3statsexcessivecollisions);
  699. UPDATE_EXTEND_STAT(tx_stat_dot3statslatecollisions);
  700. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts64octets);
  701. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts65octetsto127octets);
  702. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts128octetsto255octets);
  703. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts256octetsto511octets);
  704. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts512octetsto1023octets);
  705. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts1024octetsto1522octets);
  706. UPDATE_EXTEND_STAT(tx_stat_etherstatspktsover1522octets);
  707. UPDATE_EXTEND_STAT(tx_stat_dot3statsinternalmactransmiterrors);
  708. estats->pause_frames_received_hi =
  709. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_hi;
  710. estats->pause_frames_received_lo =
  711. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_lo;
  712. ADD_64(estats->pause_frames_received_hi,
  713. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_hi,
  714. estats->pause_frames_received_lo,
  715. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_lo);
  716. estats->pause_frames_sent_hi =
  717. pstats->mac_stx[1].tx_stat_outxonsent_hi;
  718. estats->pause_frames_sent_lo =
  719. pstats->mac_stx[1].tx_stat_outxonsent_lo;
  720. ADD_64(estats->pause_frames_sent_hi,
  721. pstats->mac_stx[1].tx_stat_outxoffsent_hi,
  722. estats->pause_frames_sent_lo,
  723. pstats->mac_stx[1].tx_stat_outxoffsent_lo);
  724. }
  725. static int bnx2x_hw_stats_update(struct bnx2x *bp)
  726. {
  727. struct nig_stats *new = bnx2x_sp(bp, nig_stats);
  728. struct nig_stats *old = &(bp->port.old_nig_stats);
  729. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  730. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  731. struct {
  732. u32 lo;
  733. u32 hi;
  734. } diff;
  735. switch (bp->link_vars.mac_type) {
  736. case MAC_TYPE_BMAC:
  737. bnx2x_bmac_stats_update(bp);
  738. break;
  739. case MAC_TYPE_EMAC:
  740. bnx2x_emac_stats_update(bp);
  741. break;
  742. case MAC_TYPE_UMAC:
  743. case MAC_TYPE_XMAC:
  744. bnx2x_mstat_stats_update(bp);
  745. break;
  746. case MAC_TYPE_NONE: /* unreached */
  747. DP(BNX2X_MSG_STATS,
  748. "stats updated by DMAE but no MAC active\n");
  749. return -1;
  750. default: /* unreached */
  751. BNX2X_ERR("Unknown MAC type\n");
  752. }
  753. ADD_EXTEND_64(pstats->brb_drop_hi, pstats->brb_drop_lo,
  754. new->brb_discard - old->brb_discard);
  755. ADD_EXTEND_64(estats->brb_truncate_hi, estats->brb_truncate_lo,
  756. new->brb_truncate - old->brb_truncate);
  757. if (!CHIP_IS_E3(bp)) {
  758. UPDATE_STAT64_NIG(egress_mac_pkt0,
  759. etherstatspkts1024octetsto1522octets);
  760. UPDATE_STAT64_NIG(egress_mac_pkt1,
  761. etherstatspktsover1522octets);
  762. }
  763. memcpy(old, new, sizeof(struct nig_stats));
  764. memcpy(&(estats->rx_stat_ifhcinbadoctets_hi), &(pstats->mac_stx[1]),
  765. sizeof(struct mac_stx));
  766. estats->brb_drop_hi = pstats->brb_drop_hi;
  767. estats->brb_drop_lo = pstats->brb_drop_lo;
  768. pstats->host_port_stats_counter++;
  769. if (CHIP_IS_E3(bp)) {
  770. u32 lpi_reg = BP_PORT(bp) ? MISC_REG_CPMU_LP_SM_ENT_CNT_P1
  771. : MISC_REG_CPMU_LP_SM_ENT_CNT_P0;
  772. estats->eee_tx_lpi += REG_RD(bp, lpi_reg);
  773. }
  774. if (!BP_NOMCP(bp)) {
  775. u32 nig_timer_max =
  776. SHMEM_RD(bp, port_mb[BP_PORT(bp)].stat_nig_timer);
  777. if (nig_timer_max != estats->nig_timer_max) {
  778. estats->nig_timer_max = nig_timer_max;
  779. BNX2X_ERR("NIG timer max (%u)\n",
  780. estats->nig_timer_max);
  781. }
  782. }
  783. return 0;
  784. }
  785. static int bnx2x_storm_stats_validate_counters(struct bnx2x *bp)
  786. {
  787. struct stats_counter *counters = &bp->fw_stats_data->storm_counters;
  788. u16 cur_stats_counter;
  789. /* Make sure we use the value of the counter
  790. * used for sending the last stats ramrod.
  791. */
  792. cur_stats_counter = bp->stats_counter - 1;
  793. /* are storm stats valid? */
  794. if (le16_to_cpu(counters->xstats_counter) != cur_stats_counter) {
  795. DP(BNX2X_MSG_STATS,
  796. "stats not updated by xstorm xstorm counter (0x%x) != stats_counter (0x%x)\n",
  797. le16_to_cpu(counters->xstats_counter), bp->stats_counter);
  798. return -EAGAIN;
  799. }
  800. if (le16_to_cpu(counters->ustats_counter) != cur_stats_counter) {
  801. DP(BNX2X_MSG_STATS,
  802. "stats not updated by ustorm ustorm counter (0x%x) != stats_counter (0x%x)\n",
  803. le16_to_cpu(counters->ustats_counter), bp->stats_counter);
  804. return -EAGAIN;
  805. }
  806. if (le16_to_cpu(counters->cstats_counter) != cur_stats_counter) {
  807. DP(BNX2X_MSG_STATS,
  808. "stats not updated by cstorm cstorm counter (0x%x) != stats_counter (0x%x)\n",
  809. le16_to_cpu(counters->cstats_counter), bp->stats_counter);
  810. return -EAGAIN;
  811. }
  812. if (le16_to_cpu(counters->tstats_counter) != cur_stats_counter) {
  813. DP(BNX2X_MSG_STATS,
  814. "stats not updated by tstorm tstorm counter (0x%x) != stats_counter (0x%x)\n",
  815. le16_to_cpu(counters->tstats_counter), bp->stats_counter);
  816. return -EAGAIN;
  817. }
  818. return 0;
  819. }
  820. static int bnx2x_storm_stats_update(struct bnx2x *bp)
  821. {
  822. struct tstorm_per_port_stats *tport =
  823. &bp->fw_stats_data->port.tstorm_port_statistics;
  824. struct tstorm_per_pf_stats *tfunc =
  825. &bp->fw_stats_data->pf.tstorm_pf_statistics;
  826. struct host_func_stats *fstats = &bp->func_stats;
  827. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  828. struct bnx2x_eth_stats_old *estats_old = &bp->eth_stats_old;
  829. int i;
  830. /* vfs stat counter is managed by pf */
  831. if (IS_PF(bp) && bnx2x_storm_stats_validate_counters(bp))
  832. return -EAGAIN;
  833. estats->error_bytes_received_hi = 0;
  834. estats->error_bytes_received_lo = 0;
  835. for_each_eth_queue(bp, i) {
  836. struct bnx2x_fastpath *fp = &bp->fp[i];
  837. struct tstorm_per_queue_stats *tclient =
  838. &bp->fw_stats_data->queue_stats[i].
  839. tstorm_queue_statistics;
  840. struct tstorm_per_queue_stats *old_tclient =
  841. &bnx2x_fp_stats(bp, fp)->old_tclient;
  842. struct ustorm_per_queue_stats *uclient =
  843. &bp->fw_stats_data->queue_stats[i].
  844. ustorm_queue_statistics;
  845. struct ustorm_per_queue_stats *old_uclient =
  846. &bnx2x_fp_stats(bp, fp)->old_uclient;
  847. struct xstorm_per_queue_stats *xclient =
  848. &bp->fw_stats_data->queue_stats[i].
  849. xstorm_queue_statistics;
  850. struct xstorm_per_queue_stats *old_xclient =
  851. &bnx2x_fp_stats(bp, fp)->old_xclient;
  852. struct bnx2x_eth_q_stats *qstats =
  853. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  854. struct bnx2x_eth_q_stats_old *qstats_old =
  855. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  856. u32 diff;
  857. DP(BNX2X_MSG_STATS, "queue[%d]: ucast_sent 0x%x, bcast_sent 0x%x mcast_sent 0x%x\n",
  858. i, xclient->ucast_pkts_sent,
  859. xclient->bcast_pkts_sent, xclient->mcast_pkts_sent);
  860. DP(BNX2X_MSG_STATS, "---------------\n");
  861. UPDATE_QSTAT(tclient->rcv_bcast_bytes,
  862. total_broadcast_bytes_received);
  863. UPDATE_QSTAT(tclient->rcv_mcast_bytes,
  864. total_multicast_bytes_received);
  865. UPDATE_QSTAT(tclient->rcv_ucast_bytes,
  866. total_unicast_bytes_received);
  867. /*
  868. * sum to total_bytes_received all
  869. * unicast/multicast/broadcast
  870. */
  871. qstats->total_bytes_received_hi =
  872. qstats->total_broadcast_bytes_received_hi;
  873. qstats->total_bytes_received_lo =
  874. qstats->total_broadcast_bytes_received_lo;
  875. ADD_64(qstats->total_bytes_received_hi,
  876. qstats->total_multicast_bytes_received_hi,
  877. qstats->total_bytes_received_lo,
  878. qstats->total_multicast_bytes_received_lo);
  879. ADD_64(qstats->total_bytes_received_hi,
  880. qstats->total_unicast_bytes_received_hi,
  881. qstats->total_bytes_received_lo,
  882. qstats->total_unicast_bytes_received_lo);
  883. qstats->valid_bytes_received_hi =
  884. qstats->total_bytes_received_hi;
  885. qstats->valid_bytes_received_lo =
  886. qstats->total_bytes_received_lo;
  887. UPDATE_EXTEND_TSTAT(rcv_ucast_pkts,
  888. total_unicast_packets_received);
  889. UPDATE_EXTEND_TSTAT(rcv_mcast_pkts,
  890. total_multicast_packets_received);
  891. UPDATE_EXTEND_TSTAT(rcv_bcast_pkts,
  892. total_broadcast_packets_received);
  893. UPDATE_EXTEND_E_TSTAT(pkts_too_big_discard,
  894. etherstatsoverrsizepkts, 32);
  895. UPDATE_EXTEND_E_TSTAT(no_buff_discard, no_buff_discard, 16);
  896. SUB_EXTEND_USTAT(ucast_no_buff_pkts,
  897. total_unicast_packets_received);
  898. SUB_EXTEND_USTAT(mcast_no_buff_pkts,
  899. total_multicast_packets_received);
  900. SUB_EXTEND_USTAT(bcast_no_buff_pkts,
  901. total_broadcast_packets_received);
  902. UPDATE_EXTEND_E_USTAT(ucast_no_buff_pkts, no_buff_discard);
  903. UPDATE_EXTEND_E_USTAT(mcast_no_buff_pkts, no_buff_discard);
  904. UPDATE_EXTEND_E_USTAT(bcast_no_buff_pkts, no_buff_discard);
  905. UPDATE_QSTAT(xclient->bcast_bytes_sent,
  906. total_broadcast_bytes_transmitted);
  907. UPDATE_QSTAT(xclient->mcast_bytes_sent,
  908. total_multicast_bytes_transmitted);
  909. UPDATE_QSTAT(xclient->ucast_bytes_sent,
  910. total_unicast_bytes_transmitted);
  911. /*
  912. * sum to total_bytes_transmitted all
  913. * unicast/multicast/broadcast
  914. */
  915. qstats->total_bytes_transmitted_hi =
  916. qstats->total_unicast_bytes_transmitted_hi;
  917. qstats->total_bytes_transmitted_lo =
  918. qstats->total_unicast_bytes_transmitted_lo;
  919. ADD_64(qstats->total_bytes_transmitted_hi,
  920. qstats->total_broadcast_bytes_transmitted_hi,
  921. qstats->total_bytes_transmitted_lo,
  922. qstats->total_broadcast_bytes_transmitted_lo);
  923. ADD_64(qstats->total_bytes_transmitted_hi,
  924. qstats->total_multicast_bytes_transmitted_hi,
  925. qstats->total_bytes_transmitted_lo,
  926. qstats->total_multicast_bytes_transmitted_lo);
  927. UPDATE_EXTEND_XSTAT(ucast_pkts_sent,
  928. total_unicast_packets_transmitted);
  929. UPDATE_EXTEND_XSTAT(mcast_pkts_sent,
  930. total_multicast_packets_transmitted);
  931. UPDATE_EXTEND_XSTAT(bcast_pkts_sent,
  932. total_broadcast_packets_transmitted);
  933. UPDATE_EXTEND_TSTAT(checksum_discard,
  934. total_packets_received_checksum_discarded);
  935. UPDATE_EXTEND_TSTAT(ttl0_discard,
  936. total_packets_received_ttl0_discarded);
  937. UPDATE_EXTEND_XSTAT(error_drop_pkts,
  938. total_transmitted_dropped_packets_error);
  939. /* TPA aggregations completed */
  940. UPDATE_EXTEND_E_USTAT(coalesced_events, total_tpa_aggregations);
  941. /* Number of network frames aggregated by TPA */
  942. UPDATE_EXTEND_E_USTAT(coalesced_pkts,
  943. total_tpa_aggregated_frames);
  944. /* Total number of bytes in completed TPA aggregations */
  945. UPDATE_QSTAT(uclient->coalesced_bytes, total_tpa_bytes);
  946. UPDATE_ESTAT_QSTAT_64(total_tpa_bytes);
  947. UPDATE_FSTAT_QSTAT(total_bytes_received);
  948. UPDATE_FSTAT_QSTAT(total_bytes_transmitted);
  949. UPDATE_FSTAT_QSTAT(total_unicast_packets_received);
  950. UPDATE_FSTAT_QSTAT(total_multicast_packets_received);
  951. UPDATE_FSTAT_QSTAT(total_broadcast_packets_received);
  952. UPDATE_FSTAT_QSTAT(total_unicast_packets_transmitted);
  953. UPDATE_FSTAT_QSTAT(total_multicast_packets_transmitted);
  954. UPDATE_FSTAT_QSTAT(total_broadcast_packets_transmitted);
  955. UPDATE_FSTAT_QSTAT(valid_bytes_received);
  956. }
  957. ADD_64(estats->total_bytes_received_hi,
  958. estats->rx_stat_ifhcinbadoctets_hi,
  959. estats->total_bytes_received_lo,
  960. estats->rx_stat_ifhcinbadoctets_lo);
  961. ADD_64_LE(estats->total_bytes_received_hi,
  962. tfunc->rcv_error_bytes.hi,
  963. estats->total_bytes_received_lo,
  964. tfunc->rcv_error_bytes.lo);
  965. ADD_64_LE(estats->error_bytes_received_hi,
  966. tfunc->rcv_error_bytes.hi,
  967. estats->error_bytes_received_lo,
  968. tfunc->rcv_error_bytes.lo);
  969. UPDATE_ESTAT(etherstatsoverrsizepkts, rx_stat_dot3statsframestoolong);
  970. ADD_64(estats->error_bytes_received_hi,
  971. estats->rx_stat_ifhcinbadoctets_hi,
  972. estats->error_bytes_received_lo,
  973. estats->rx_stat_ifhcinbadoctets_lo);
  974. if (bp->port.pmf) {
  975. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  976. UPDATE_FW_STAT(mac_filter_discard);
  977. UPDATE_FW_STAT(mf_tag_discard);
  978. UPDATE_FW_STAT(brb_truncate_discard);
  979. UPDATE_FW_STAT(mac_discard);
  980. }
  981. fstats->host_func_stats_start = ++fstats->host_func_stats_end;
  982. bp->stats_pending = 0;
  983. return 0;
  984. }
  985. static void bnx2x_net_stats_update(struct bnx2x *bp)
  986. {
  987. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  988. struct net_device_stats *nstats = &bp->dev->stats;
  989. unsigned long tmp;
  990. int i;
  991. nstats->rx_packets =
  992. bnx2x_hilo(&estats->total_unicast_packets_received_hi) +
  993. bnx2x_hilo(&estats->total_multicast_packets_received_hi) +
  994. bnx2x_hilo(&estats->total_broadcast_packets_received_hi);
  995. nstats->tx_packets =
  996. bnx2x_hilo(&estats->total_unicast_packets_transmitted_hi) +
  997. bnx2x_hilo(&estats->total_multicast_packets_transmitted_hi) +
  998. bnx2x_hilo(&estats->total_broadcast_packets_transmitted_hi);
  999. nstats->rx_bytes = bnx2x_hilo(&estats->total_bytes_received_hi);
  1000. nstats->tx_bytes = bnx2x_hilo(&estats->total_bytes_transmitted_hi);
  1001. tmp = estats->mac_discard;
  1002. for_each_rx_queue(bp, i) {
  1003. struct tstorm_per_queue_stats *old_tclient =
  1004. &bp->fp_stats[i].old_tclient;
  1005. tmp += le32_to_cpu(old_tclient->checksum_discard);
  1006. }
  1007. nstats->rx_dropped = tmp + bp->net_stats_old.rx_dropped;
  1008. nstats->tx_dropped = 0;
  1009. nstats->multicast =
  1010. bnx2x_hilo(&estats->total_multicast_packets_received_hi);
  1011. nstats->collisions =
  1012. bnx2x_hilo(&estats->tx_stat_etherstatscollisions_hi);
  1013. nstats->rx_length_errors =
  1014. bnx2x_hilo(&estats->rx_stat_etherstatsundersizepkts_hi) +
  1015. bnx2x_hilo(&estats->etherstatsoverrsizepkts_hi);
  1016. nstats->rx_over_errors = bnx2x_hilo(&estats->brb_drop_hi) +
  1017. bnx2x_hilo(&estats->brb_truncate_hi);
  1018. nstats->rx_crc_errors =
  1019. bnx2x_hilo(&estats->rx_stat_dot3statsfcserrors_hi);
  1020. nstats->rx_frame_errors =
  1021. bnx2x_hilo(&estats->rx_stat_dot3statsalignmenterrors_hi);
  1022. nstats->rx_fifo_errors = bnx2x_hilo(&estats->no_buff_discard_hi);
  1023. nstats->rx_missed_errors = 0;
  1024. nstats->rx_errors = nstats->rx_length_errors +
  1025. nstats->rx_over_errors +
  1026. nstats->rx_crc_errors +
  1027. nstats->rx_frame_errors +
  1028. nstats->rx_fifo_errors +
  1029. nstats->rx_missed_errors;
  1030. nstats->tx_aborted_errors =
  1031. bnx2x_hilo(&estats->tx_stat_dot3statslatecollisions_hi) +
  1032. bnx2x_hilo(&estats->tx_stat_dot3statsexcessivecollisions_hi);
  1033. nstats->tx_carrier_errors =
  1034. bnx2x_hilo(&estats->rx_stat_dot3statscarriersenseerrors_hi);
  1035. nstats->tx_fifo_errors = 0;
  1036. nstats->tx_heartbeat_errors = 0;
  1037. nstats->tx_window_errors = 0;
  1038. nstats->tx_errors = nstats->tx_aborted_errors +
  1039. nstats->tx_carrier_errors +
  1040. bnx2x_hilo(&estats->tx_stat_dot3statsinternalmactransmiterrors_hi);
  1041. }
  1042. static void bnx2x_drv_stats_update(struct bnx2x *bp)
  1043. {
  1044. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1045. int i;
  1046. for_each_queue(bp, i) {
  1047. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1048. struct bnx2x_eth_q_stats_old *qstats_old =
  1049. &bp->fp_stats[i].eth_q_stats_old;
  1050. UPDATE_ESTAT_QSTAT(driver_xoff);
  1051. UPDATE_ESTAT_QSTAT(rx_err_discard_pkt);
  1052. UPDATE_ESTAT_QSTAT(rx_skb_alloc_failed);
  1053. UPDATE_ESTAT_QSTAT(hw_csum_err);
  1054. UPDATE_ESTAT_QSTAT(driver_filtered_tx_pkt);
  1055. }
  1056. }
  1057. static bool bnx2x_edebug_stats_stopped(struct bnx2x *bp)
  1058. {
  1059. u32 val;
  1060. if (SHMEM2_HAS(bp, edebug_driver_if[1])) {
  1061. val = SHMEM2_RD(bp, edebug_driver_if[1]);
  1062. if (val == EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT)
  1063. return true;
  1064. }
  1065. return false;
  1066. }
  1067. static void bnx2x_stats_update(struct bnx2x *bp)
  1068. {
  1069. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1070. /* we run update from timer context, so give up
  1071. * if somebody is in the middle of transition
  1072. */
  1073. if (down_trylock(&bp->stats_sema))
  1074. return;
  1075. if (bnx2x_edebug_stats_stopped(bp) || !bp->stats_started)
  1076. goto out;
  1077. if (IS_PF(bp)) {
  1078. if (*stats_comp != DMAE_COMP_VAL)
  1079. goto out;
  1080. if (bp->port.pmf)
  1081. bnx2x_hw_stats_update(bp);
  1082. if (bnx2x_storm_stats_update(bp)) {
  1083. if (bp->stats_pending++ == 3) {
  1084. BNX2X_ERR("storm stats were not updated for 3 times\n");
  1085. bnx2x_panic();
  1086. }
  1087. goto out;
  1088. }
  1089. } else {
  1090. /* vf doesn't collect HW statistics, and doesn't get completions
  1091. * perform only update
  1092. */
  1093. bnx2x_storm_stats_update(bp);
  1094. }
  1095. bnx2x_net_stats_update(bp);
  1096. bnx2x_drv_stats_update(bp);
  1097. /* vf is done */
  1098. if (IS_VF(bp))
  1099. goto out;
  1100. if (netif_msg_timer(bp)) {
  1101. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1102. netdev_dbg(bp->dev, "brb drops %u brb truncate %u\n",
  1103. estats->brb_drop_lo, estats->brb_truncate_lo);
  1104. }
  1105. bnx2x_hw_stats_post(bp);
  1106. bnx2x_storm_stats_post(bp);
  1107. out:
  1108. up(&bp->stats_sema);
  1109. }
  1110. static void bnx2x_port_stats_stop(struct bnx2x *bp)
  1111. {
  1112. struct dmae_command *dmae;
  1113. u32 opcode;
  1114. int loader_idx = PMF_DMAE_C(bp);
  1115. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1116. bp->executer_idx = 0;
  1117. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC, false, 0);
  1118. if (bp->port.port_stx) {
  1119. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1120. if (bp->func_stx)
  1121. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1122. opcode, DMAE_COMP_GRC);
  1123. else
  1124. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1125. opcode, DMAE_COMP_PCI);
  1126. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1127. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1128. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1129. dmae->dst_addr_hi = 0;
  1130. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1131. if (bp->func_stx) {
  1132. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  1133. dmae->comp_addr_hi = 0;
  1134. dmae->comp_val = 1;
  1135. } else {
  1136. dmae->comp_addr_lo =
  1137. U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1138. dmae->comp_addr_hi =
  1139. U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1140. dmae->comp_val = DMAE_COMP_VAL;
  1141. *stats_comp = 0;
  1142. }
  1143. }
  1144. if (bp->func_stx) {
  1145. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1146. dmae->opcode =
  1147. bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  1148. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  1149. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  1150. dmae->dst_addr_lo = bp->func_stx >> 2;
  1151. dmae->dst_addr_hi = 0;
  1152. dmae->len = sizeof(struct host_func_stats) >> 2;
  1153. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1154. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1155. dmae->comp_val = DMAE_COMP_VAL;
  1156. *stats_comp = 0;
  1157. }
  1158. }
  1159. static void bnx2x_stats_stop(struct bnx2x *bp)
  1160. {
  1161. int update = 0;
  1162. if (down_timeout(&bp->stats_sema, HZ/10))
  1163. BNX2X_ERR("Unable to acquire stats lock\n");
  1164. bp->stats_started = false;
  1165. bnx2x_stats_comp(bp);
  1166. if (bp->port.pmf)
  1167. update = (bnx2x_hw_stats_update(bp) == 0);
  1168. update |= (bnx2x_storm_stats_update(bp) == 0);
  1169. if (update) {
  1170. bnx2x_net_stats_update(bp);
  1171. if (bp->port.pmf)
  1172. bnx2x_port_stats_stop(bp);
  1173. bnx2x_hw_stats_post(bp);
  1174. bnx2x_stats_comp(bp);
  1175. }
  1176. up(&bp->stats_sema);
  1177. }
  1178. static void bnx2x_stats_do_nothing(struct bnx2x *bp)
  1179. {
  1180. }
  1181. static const struct {
  1182. void (*action)(struct bnx2x *bp);
  1183. enum bnx2x_stats_state next_state;
  1184. } bnx2x_stats_stm[STATS_STATE_MAX][STATS_EVENT_MAX] = {
  1185. /* state event */
  1186. {
  1187. /* DISABLED PMF */ {bnx2x_stats_pmf_update, STATS_STATE_DISABLED},
  1188. /* LINK_UP */ {bnx2x_stats_start, STATS_STATE_ENABLED},
  1189. /* UPDATE */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED},
  1190. /* STOP */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED}
  1191. },
  1192. {
  1193. /* ENABLED PMF */ {bnx2x_stats_pmf_start, STATS_STATE_ENABLED},
  1194. /* LINK_UP */ {bnx2x_stats_restart, STATS_STATE_ENABLED},
  1195. /* UPDATE */ {bnx2x_stats_update, STATS_STATE_ENABLED},
  1196. /* STOP */ {bnx2x_stats_stop, STATS_STATE_DISABLED}
  1197. }
  1198. };
  1199. void bnx2x_stats_handle(struct bnx2x *bp, enum bnx2x_stats_event event)
  1200. {
  1201. enum bnx2x_stats_state state;
  1202. void (*action)(struct bnx2x *bp);
  1203. if (unlikely(bp->panic))
  1204. return;
  1205. spin_lock_bh(&bp->stats_lock);
  1206. state = bp->stats_state;
  1207. bp->stats_state = bnx2x_stats_stm[state][event].next_state;
  1208. action = bnx2x_stats_stm[state][event].action;
  1209. spin_unlock_bh(&bp->stats_lock);
  1210. action(bp);
  1211. if ((event != STATS_EVENT_UPDATE) || netif_msg_timer(bp))
  1212. DP(BNX2X_MSG_STATS, "state %d -> event %d -> state %d\n",
  1213. state, event, bp->stats_state);
  1214. }
  1215. static void bnx2x_port_stats_base_init(struct bnx2x *bp)
  1216. {
  1217. struct dmae_command *dmae;
  1218. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1219. /* sanity */
  1220. if (!bp->port.pmf || !bp->port.port_stx) {
  1221. BNX2X_ERR("BUG!\n");
  1222. return;
  1223. }
  1224. bp->executer_idx = 0;
  1225. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1226. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  1227. true, DMAE_COMP_PCI);
  1228. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1229. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1230. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1231. dmae->dst_addr_hi = 0;
  1232. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1233. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1234. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1235. dmae->comp_val = DMAE_COMP_VAL;
  1236. *stats_comp = 0;
  1237. bnx2x_hw_stats_post(bp);
  1238. bnx2x_stats_comp(bp);
  1239. }
  1240. /* This function will prepare the statistics ramrod data the way
  1241. * we will only have to increment the statistics counter and
  1242. * send the ramrod each time we have to.
  1243. */
  1244. static void bnx2x_prep_fw_stats_req(struct bnx2x *bp)
  1245. {
  1246. int i;
  1247. int first_queue_query_index;
  1248. struct stats_query_header *stats_hdr = &bp->fw_stats_req->hdr;
  1249. dma_addr_t cur_data_offset;
  1250. struct stats_query_entry *cur_query_entry;
  1251. stats_hdr->cmd_num = bp->fw_stats_num;
  1252. stats_hdr->drv_stats_counter = 0;
  1253. /* storm_counters struct contains the counters of completed
  1254. * statistics requests per storm which are incremented by FW
  1255. * each time it completes hadning a statistics ramrod. We will
  1256. * check these counters in the timer handler and discard a
  1257. * (statistics) ramrod completion.
  1258. */
  1259. cur_data_offset = bp->fw_stats_data_mapping +
  1260. offsetof(struct bnx2x_fw_stats_data, storm_counters);
  1261. stats_hdr->stats_counters_addrs.hi =
  1262. cpu_to_le32(U64_HI(cur_data_offset));
  1263. stats_hdr->stats_counters_addrs.lo =
  1264. cpu_to_le32(U64_LO(cur_data_offset));
  1265. /* prepare to the first stats ramrod (will be completed with
  1266. * the counters equal to zero) - init counters to somethig different.
  1267. */
  1268. memset(&bp->fw_stats_data->storm_counters, 0xff,
  1269. sizeof(struct stats_counter));
  1270. /**** Port FW statistics data ****/
  1271. cur_data_offset = bp->fw_stats_data_mapping +
  1272. offsetof(struct bnx2x_fw_stats_data, port);
  1273. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PORT_QUERY_IDX];
  1274. cur_query_entry->kind = STATS_TYPE_PORT;
  1275. /* For port query index is a DONT CARE */
  1276. cur_query_entry->index = BP_PORT(bp);
  1277. /* For port query funcID is a DONT CARE */
  1278. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1279. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1280. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1281. /**** PF FW statistics data ****/
  1282. cur_data_offset = bp->fw_stats_data_mapping +
  1283. offsetof(struct bnx2x_fw_stats_data, pf);
  1284. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PF_QUERY_IDX];
  1285. cur_query_entry->kind = STATS_TYPE_PF;
  1286. /* For PF query index is a DONT CARE */
  1287. cur_query_entry->index = BP_PORT(bp);
  1288. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1289. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1290. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1291. /**** FCoE FW statistics data ****/
  1292. if (!NO_FCOE(bp)) {
  1293. cur_data_offset = bp->fw_stats_data_mapping +
  1294. offsetof(struct bnx2x_fw_stats_data, fcoe);
  1295. cur_query_entry =
  1296. &bp->fw_stats_req->query[BNX2X_FCOE_QUERY_IDX];
  1297. cur_query_entry->kind = STATS_TYPE_FCOE;
  1298. /* For FCoE query index is a DONT CARE */
  1299. cur_query_entry->index = BP_PORT(bp);
  1300. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1301. cur_query_entry->address.hi =
  1302. cpu_to_le32(U64_HI(cur_data_offset));
  1303. cur_query_entry->address.lo =
  1304. cpu_to_le32(U64_LO(cur_data_offset));
  1305. }
  1306. /**** Clients' queries ****/
  1307. cur_data_offset = bp->fw_stats_data_mapping +
  1308. offsetof(struct bnx2x_fw_stats_data, queue_stats);
  1309. /* first queue query index depends whether FCoE offloaded request will
  1310. * be included in the ramrod
  1311. */
  1312. if (!NO_FCOE(bp))
  1313. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX;
  1314. else
  1315. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX - 1;
  1316. for_each_eth_queue(bp, i) {
  1317. cur_query_entry =
  1318. &bp->fw_stats_req->
  1319. query[first_queue_query_index + i];
  1320. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1321. cur_query_entry->index = bnx2x_stats_id(&bp->fp[i]);
  1322. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1323. cur_query_entry->address.hi =
  1324. cpu_to_le32(U64_HI(cur_data_offset));
  1325. cur_query_entry->address.lo =
  1326. cpu_to_le32(U64_LO(cur_data_offset));
  1327. cur_data_offset += sizeof(struct per_queue_stats);
  1328. }
  1329. /* add FCoE queue query if needed */
  1330. if (!NO_FCOE(bp)) {
  1331. cur_query_entry =
  1332. &bp->fw_stats_req->
  1333. query[first_queue_query_index + i];
  1334. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1335. cur_query_entry->index = bnx2x_stats_id(&bp->fp[FCOE_IDX(bp)]);
  1336. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1337. cur_query_entry->address.hi =
  1338. cpu_to_le32(U64_HI(cur_data_offset));
  1339. cur_query_entry->address.lo =
  1340. cpu_to_le32(U64_LO(cur_data_offset));
  1341. }
  1342. }
  1343. void bnx2x_memset_stats(struct bnx2x *bp)
  1344. {
  1345. int i;
  1346. /* function stats */
  1347. for_each_queue(bp, i) {
  1348. struct bnx2x_fp_stats *fp_stats = &bp->fp_stats[i];
  1349. memset(&fp_stats->old_tclient, 0,
  1350. sizeof(fp_stats->old_tclient));
  1351. memset(&fp_stats->old_uclient, 0,
  1352. sizeof(fp_stats->old_uclient));
  1353. memset(&fp_stats->old_xclient, 0,
  1354. sizeof(fp_stats->old_xclient));
  1355. if (bp->stats_init) {
  1356. memset(&fp_stats->eth_q_stats, 0,
  1357. sizeof(fp_stats->eth_q_stats));
  1358. memset(&fp_stats->eth_q_stats_old, 0,
  1359. sizeof(fp_stats->eth_q_stats_old));
  1360. }
  1361. }
  1362. memset(&bp->dev->stats, 0, sizeof(bp->dev->stats));
  1363. if (bp->stats_init) {
  1364. memset(&bp->net_stats_old, 0, sizeof(bp->net_stats_old));
  1365. memset(&bp->fw_stats_old, 0, sizeof(bp->fw_stats_old));
  1366. memset(&bp->eth_stats_old, 0, sizeof(bp->eth_stats_old));
  1367. memset(&bp->eth_stats, 0, sizeof(bp->eth_stats));
  1368. memset(&bp->func_stats, 0, sizeof(bp->func_stats));
  1369. }
  1370. bp->stats_state = STATS_STATE_DISABLED;
  1371. if (bp->port.pmf && bp->port.port_stx)
  1372. bnx2x_port_stats_base_init(bp);
  1373. /* mark the end of statistics initializiation */
  1374. bp->stats_init = false;
  1375. }
  1376. void bnx2x_stats_init(struct bnx2x *bp)
  1377. {
  1378. int /*abs*/port = BP_PORT(bp);
  1379. int mb_idx = BP_FW_MB_IDX(bp);
  1380. bp->stats_pending = 0;
  1381. bp->executer_idx = 0;
  1382. bp->stats_counter = 0;
  1383. /* port and func stats for management */
  1384. if (!BP_NOMCP(bp)) {
  1385. bp->port.port_stx = SHMEM_RD(bp, port_mb[port].port_stx);
  1386. bp->func_stx = SHMEM_RD(bp, func_mb[mb_idx].fw_mb_param);
  1387. } else {
  1388. bp->port.port_stx = 0;
  1389. bp->func_stx = 0;
  1390. }
  1391. DP(BNX2X_MSG_STATS, "port_stx 0x%x func_stx 0x%x\n",
  1392. bp->port.port_stx, bp->func_stx);
  1393. /* pmf should retrieve port statistics from SP on a non-init*/
  1394. if (!bp->stats_init && bp->port.pmf && bp->port.port_stx)
  1395. bnx2x_stats_handle(bp, STATS_EVENT_PMF);
  1396. port = BP_PORT(bp);
  1397. /* port stats */
  1398. memset(&(bp->port.old_nig_stats), 0, sizeof(struct nig_stats));
  1399. bp->port.old_nig_stats.brb_discard =
  1400. REG_RD(bp, NIG_REG_STAT0_BRB_DISCARD + port*0x38);
  1401. bp->port.old_nig_stats.brb_truncate =
  1402. REG_RD(bp, NIG_REG_STAT0_BRB_TRUNCATE + port*0x38);
  1403. if (!CHIP_IS_E3(bp)) {
  1404. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT0 + port*0x50,
  1405. &(bp->port.old_nig_stats.egress_mac_pkt0_lo), 2);
  1406. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT1 + port*0x50,
  1407. &(bp->port.old_nig_stats.egress_mac_pkt1_lo), 2);
  1408. }
  1409. /* Prepare statistics ramrod data */
  1410. bnx2x_prep_fw_stats_req(bp);
  1411. /* Clean SP from previous statistics */
  1412. if (bp->stats_init) {
  1413. if (bp->func_stx) {
  1414. memset(bnx2x_sp(bp, func_stats), 0,
  1415. sizeof(struct host_func_stats));
  1416. bnx2x_func_stats_init(bp);
  1417. bnx2x_hw_stats_post(bp);
  1418. bnx2x_stats_comp(bp);
  1419. }
  1420. }
  1421. bnx2x_memset_stats(bp);
  1422. }
  1423. void bnx2x_save_statistics(struct bnx2x *bp)
  1424. {
  1425. int i;
  1426. struct net_device_stats *nstats = &bp->dev->stats;
  1427. /* save queue statistics */
  1428. for_each_eth_queue(bp, i) {
  1429. struct bnx2x_fastpath *fp = &bp->fp[i];
  1430. struct bnx2x_eth_q_stats *qstats =
  1431. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  1432. struct bnx2x_eth_q_stats_old *qstats_old =
  1433. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  1434. UPDATE_QSTAT_OLD(total_unicast_bytes_received_hi);
  1435. UPDATE_QSTAT_OLD(total_unicast_bytes_received_lo);
  1436. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_hi);
  1437. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_lo);
  1438. UPDATE_QSTAT_OLD(total_multicast_bytes_received_hi);
  1439. UPDATE_QSTAT_OLD(total_multicast_bytes_received_lo);
  1440. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_hi);
  1441. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_lo);
  1442. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_hi);
  1443. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_lo);
  1444. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_hi);
  1445. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_lo);
  1446. UPDATE_QSTAT_OLD(total_tpa_bytes_hi);
  1447. UPDATE_QSTAT_OLD(total_tpa_bytes_lo);
  1448. }
  1449. /* save net_device_stats statistics */
  1450. bp->net_stats_old.rx_dropped = nstats->rx_dropped;
  1451. /* store port firmware statistics */
  1452. if (bp->port.pmf && IS_MF(bp)) {
  1453. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1454. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  1455. UPDATE_FW_STAT_OLD(mac_filter_discard);
  1456. UPDATE_FW_STAT_OLD(mf_tag_discard);
  1457. UPDATE_FW_STAT_OLD(brb_truncate_discard);
  1458. UPDATE_FW_STAT_OLD(mac_discard);
  1459. }
  1460. }
  1461. void bnx2x_afex_collect_stats(struct bnx2x *bp, void *void_afex_stats,
  1462. u32 stats_type)
  1463. {
  1464. int i;
  1465. struct afex_stats *afex_stats = (struct afex_stats *)void_afex_stats;
  1466. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1467. struct per_queue_stats *fcoe_q_stats =
  1468. &bp->fw_stats_data->queue_stats[FCOE_IDX(bp)];
  1469. struct tstorm_per_queue_stats *fcoe_q_tstorm_stats =
  1470. &fcoe_q_stats->tstorm_queue_statistics;
  1471. struct ustorm_per_queue_stats *fcoe_q_ustorm_stats =
  1472. &fcoe_q_stats->ustorm_queue_statistics;
  1473. struct xstorm_per_queue_stats *fcoe_q_xstorm_stats =
  1474. &fcoe_q_stats->xstorm_queue_statistics;
  1475. struct fcoe_statistics_params *fw_fcoe_stat =
  1476. &bp->fw_stats_data->fcoe;
  1477. memset(afex_stats, 0, sizeof(struct afex_stats));
  1478. for_each_eth_queue(bp, i) {
  1479. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1480. ADD_64(afex_stats->rx_unicast_bytes_hi,
  1481. qstats->total_unicast_bytes_received_hi,
  1482. afex_stats->rx_unicast_bytes_lo,
  1483. qstats->total_unicast_bytes_received_lo);
  1484. ADD_64(afex_stats->rx_broadcast_bytes_hi,
  1485. qstats->total_broadcast_bytes_received_hi,
  1486. afex_stats->rx_broadcast_bytes_lo,
  1487. qstats->total_broadcast_bytes_received_lo);
  1488. ADD_64(afex_stats->rx_multicast_bytes_hi,
  1489. qstats->total_multicast_bytes_received_hi,
  1490. afex_stats->rx_multicast_bytes_lo,
  1491. qstats->total_multicast_bytes_received_lo);
  1492. ADD_64(afex_stats->rx_unicast_frames_hi,
  1493. qstats->total_unicast_packets_received_hi,
  1494. afex_stats->rx_unicast_frames_lo,
  1495. qstats->total_unicast_packets_received_lo);
  1496. ADD_64(afex_stats->rx_broadcast_frames_hi,
  1497. qstats->total_broadcast_packets_received_hi,
  1498. afex_stats->rx_broadcast_frames_lo,
  1499. qstats->total_broadcast_packets_received_lo);
  1500. ADD_64(afex_stats->rx_multicast_frames_hi,
  1501. qstats->total_multicast_packets_received_hi,
  1502. afex_stats->rx_multicast_frames_lo,
  1503. qstats->total_multicast_packets_received_lo);
  1504. /* sum to rx_frames_discarded all discraded
  1505. * packets due to size, ttl0 and checksum
  1506. */
  1507. ADD_64(afex_stats->rx_frames_discarded_hi,
  1508. qstats->total_packets_received_checksum_discarded_hi,
  1509. afex_stats->rx_frames_discarded_lo,
  1510. qstats->total_packets_received_checksum_discarded_lo);
  1511. ADD_64(afex_stats->rx_frames_discarded_hi,
  1512. qstats->total_packets_received_ttl0_discarded_hi,
  1513. afex_stats->rx_frames_discarded_lo,
  1514. qstats->total_packets_received_ttl0_discarded_lo);
  1515. ADD_64(afex_stats->rx_frames_discarded_hi,
  1516. qstats->etherstatsoverrsizepkts_hi,
  1517. afex_stats->rx_frames_discarded_lo,
  1518. qstats->etherstatsoverrsizepkts_lo);
  1519. ADD_64(afex_stats->rx_frames_dropped_hi,
  1520. qstats->no_buff_discard_hi,
  1521. afex_stats->rx_frames_dropped_lo,
  1522. qstats->no_buff_discard_lo);
  1523. ADD_64(afex_stats->tx_unicast_bytes_hi,
  1524. qstats->total_unicast_bytes_transmitted_hi,
  1525. afex_stats->tx_unicast_bytes_lo,
  1526. qstats->total_unicast_bytes_transmitted_lo);
  1527. ADD_64(afex_stats->tx_broadcast_bytes_hi,
  1528. qstats->total_broadcast_bytes_transmitted_hi,
  1529. afex_stats->tx_broadcast_bytes_lo,
  1530. qstats->total_broadcast_bytes_transmitted_lo);
  1531. ADD_64(afex_stats->tx_multicast_bytes_hi,
  1532. qstats->total_multicast_bytes_transmitted_hi,
  1533. afex_stats->tx_multicast_bytes_lo,
  1534. qstats->total_multicast_bytes_transmitted_lo);
  1535. ADD_64(afex_stats->tx_unicast_frames_hi,
  1536. qstats->total_unicast_packets_transmitted_hi,
  1537. afex_stats->tx_unicast_frames_lo,
  1538. qstats->total_unicast_packets_transmitted_lo);
  1539. ADD_64(afex_stats->tx_broadcast_frames_hi,
  1540. qstats->total_broadcast_packets_transmitted_hi,
  1541. afex_stats->tx_broadcast_frames_lo,
  1542. qstats->total_broadcast_packets_transmitted_lo);
  1543. ADD_64(afex_stats->tx_multicast_frames_hi,
  1544. qstats->total_multicast_packets_transmitted_hi,
  1545. afex_stats->tx_multicast_frames_lo,
  1546. qstats->total_multicast_packets_transmitted_lo);
  1547. ADD_64(afex_stats->tx_frames_dropped_hi,
  1548. qstats->total_transmitted_dropped_packets_error_hi,
  1549. afex_stats->tx_frames_dropped_lo,
  1550. qstats->total_transmitted_dropped_packets_error_lo);
  1551. }
  1552. /* now add FCoE statistics which are collected separately
  1553. * (both offloaded and non offloaded)
  1554. */
  1555. if (!NO_FCOE(bp)) {
  1556. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1557. LE32_0,
  1558. afex_stats->rx_unicast_bytes_lo,
  1559. fw_fcoe_stat->rx_stat0.fcoe_rx_byte_cnt);
  1560. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1561. fcoe_q_tstorm_stats->rcv_ucast_bytes.hi,
  1562. afex_stats->rx_unicast_bytes_lo,
  1563. fcoe_q_tstorm_stats->rcv_ucast_bytes.lo);
  1564. ADD_64_LE(afex_stats->rx_broadcast_bytes_hi,
  1565. fcoe_q_tstorm_stats->rcv_bcast_bytes.hi,
  1566. afex_stats->rx_broadcast_bytes_lo,
  1567. fcoe_q_tstorm_stats->rcv_bcast_bytes.lo);
  1568. ADD_64_LE(afex_stats->rx_multicast_bytes_hi,
  1569. fcoe_q_tstorm_stats->rcv_mcast_bytes.hi,
  1570. afex_stats->rx_multicast_bytes_lo,
  1571. fcoe_q_tstorm_stats->rcv_mcast_bytes.lo);
  1572. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1573. LE32_0,
  1574. afex_stats->rx_unicast_frames_lo,
  1575. fw_fcoe_stat->rx_stat0.fcoe_rx_pkt_cnt);
  1576. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1577. LE32_0,
  1578. afex_stats->rx_unicast_frames_lo,
  1579. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1580. ADD_64_LE(afex_stats->rx_broadcast_frames_hi,
  1581. LE32_0,
  1582. afex_stats->rx_broadcast_frames_lo,
  1583. fcoe_q_tstorm_stats->rcv_bcast_pkts);
  1584. ADD_64_LE(afex_stats->rx_multicast_frames_hi,
  1585. LE32_0,
  1586. afex_stats->rx_multicast_frames_lo,
  1587. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1588. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1589. LE32_0,
  1590. afex_stats->rx_frames_discarded_lo,
  1591. fcoe_q_tstorm_stats->checksum_discard);
  1592. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1593. LE32_0,
  1594. afex_stats->rx_frames_discarded_lo,
  1595. fcoe_q_tstorm_stats->pkts_too_big_discard);
  1596. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1597. LE32_0,
  1598. afex_stats->rx_frames_discarded_lo,
  1599. fcoe_q_tstorm_stats->ttl0_discard);
  1600. ADD_64_LE16(afex_stats->rx_frames_dropped_hi,
  1601. LE16_0,
  1602. afex_stats->rx_frames_dropped_lo,
  1603. fcoe_q_tstorm_stats->no_buff_discard);
  1604. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1605. LE32_0,
  1606. afex_stats->rx_frames_dropped_lo,
  1607. fcoe_q_ustorm_stats->ucast_no_buff_pkts);
  1608. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1609. LE32_0,
  1610. afex_stats->rx_frames_dropped_lo,
  1611. fcoe_q_ustorm_stats->mcast_no_buff_pkts);
  1612. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1613. LE32_0,
  1614. afex_stats->rx_frames_dropped_lo,
  1615. fcoe_q_ustorm_stats->bcast_no_buff_pkts);
  1616. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1617. LE32_0,
  1618. afex_stats->rx_frames_dropped_lo,
  1619. fw_fcoe_stat->rx_stat1.fcoe_rx_drop_pkt_cnt);
  1620. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1621. LE32_0,
  1622. afex_stats->rx_frames_dropped_lo,
  1623. fw_fcoe_stat->rx_stat2.fcoe_rx_drop_pkt_cnt);
  1624. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1625. LE32_0,
  1626. afex_stats->tx_unicast_bytes_lo,
  1627. fw_fcoe_stat->tx_stat.fcoe_tx_byte_cnt);
  1628. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1629. fcoe_q_xstorm_stats->ucast_bytes_sent.hi,
  1630. afex_stats->tx_unicast_bytes_lo,
  1631. fcoe_q_xstorm_stats->ucast_bytes_sent.lo);
  1632. ADD_64_LE(afex_stats->tx_broadcast_bytes_hi,
  1633. fcoe_q_xstorm_stats->bcast_bytes_sent.hi,
  1634. afex_stats->tx_broadcast_bytes_lo,
  1635. fcoe_q_xstorm_stats->bcast_bytes_sent.lo);
  1636. ADD_64_LE(afex_stats->tx_multicast_bytes_hi,
  1637. fcoe_q_xstorm_stats->mcast_bytes_sent.hi,
  1638. afex_stats->tx_multicast_bytes_lo,
  1639. fcoe_q_xstorm_stats->mcast_bytes_sent.lo);
  1640. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1641. LE32_0,
  1642. afex_stats->tx_unicast_frames_lo,
  1643. fw_fcoe_stat->tx_stat.fcoe_tx_pkt_cnt);
  1644. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1645. LE32_0,
  1646. afex_stats->tx_unicast_frames_lo,
  1647. fcoe_q_xstorm_stats->ucast_pkts_sent);
  1648. ADD_64_LE(afex_stats->tx_broadcast_frames_hi,
  1649. LE32_0,
  1650. afex_stats->tx_broadcast_frames_lo,
  1651. fcoe_q_xstorm_stats->bcast_pkts_sent);
  1652. ADD_64_LE(afex_stats->tx_multicast_frames_hi,
  1653. LE32_0,
  1654. afex_stats->tx_multicast_frames_lo,
  1655. fcoe_q_xstorm_stats->mcast_pkts_sent);
  1656. ADD_64_LE(afex_stats->tx_frames_dropped_hi,
  1657. LE32_0,
  1658. afex_stats->tx_frames_dropped_lo,
  1659. fcoe_q_xstorm_stats->error_drop_pkts);
  1660. }
  1661. /* if port stats are requested, add them to the PMF
  1662. * stats, as anyway they will be accumulated by the
  1663. * MCP before sent to the switch
  1664. */
  1665. if ((bp->port.pmf) && (stats_type == VICSTATST_UIF_INDEX)) {
  1666. ADD_64(afex_stats->rx_frames_dropped_hi,
  1667. 0,
  1668. afex_stats->rx_frames_dropped_lo,
  1669. estats->mac_filter_discard);
  1670. ADD_64(afex_stats->rx_frames_dropped_hi,
  1671. 0,
  1672. afex_stats->rx_frames_dropped_lo,
  1673. estats->brb_truncate_discard);
  1674. ADD_64(afex_stats->rx_frames_discarded_hi,
  1675. 0,
  1676. afex_stats->rx_frames_discarded_lo,
  1677. estats->mac_discard);
  1678. }
  1679. }