sh_intc.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. #ifndef __SH_INTC_H
  2. #define __SH_INTC_H
  3. #include <linux/ioport.h>
  4. typedef unsigned char intc_enum;
  5. struct intc_vect {
  6. intc_enum enum_id;
  7. unsigned short vect;
  8. };
  9. #define INTC_VECT(enum_id, vect) { enum_id, vect }
  10. #define INTC_IRQ(enum_id, irq) INTC_VECT(enum_id, irq2evt(irq))
  11. struct intc_group {
  12. intc_enum enum_id;
  13. intc_enum enum_ids[32];
  14. };
  15. #define INTC_GROUP(enum_id, ids...) { enum_id, { ids } }
  16. struct intc_mask_reg {
  17. unsigned long set_reg, clr_reg, reg_width;
  18. intc_enum enum_ids[32];
  19. #ifdef CONFIG_INTC_BALANCING
  20. unsigned long dist_reg;
  21. #endif
  22. #ifdef CONFIG_SMP
  23. unsigned long smp;
  24. #endif
  25. };
  26. struct intc_prio_reg {
  27. unsigned long set_reg, clr_reg, reg_width, field_width;
  28. intc_enum enum_ids[16];
  29. #ifdef CONFIG_SMP
  30. unsigned long smp;
  31. #endif
  32. };
  33. struct intc_sense_reg {
  34. unsigned long reg, reg_width, field_width;
  35. intc_enum enum_ids[16];
  36. };
  37. #ifdef CONFIG_INTC_BALANCING
  38. #define INTC_SMP_BALANCING(reg) .dist_reg = (reg)
  39. #else
  40. #define INTC_SMP_BALANCING(reg)
  41. #endif
  42. #ifdef CONFIG_SMP
  43. #define INTC_SMP(stride, nr) .smp = (stride) | ((nr) << 8)
  44. #else
  45. #define INTC_SMP(stride, nr)
  46. #endif
  47. struct intc_hw_desc {
  48. struct intc_vect *vectors;
  49. unsigned int nr_vectors;
  50. struct intc_group *groups;
  51. unsigned int nr_groups;
  52. struct intc_mask_reg *mask_regs;
  53. unsigned int nr_mask_regs;
  54. struct intc_prio_reg *prio_regs;
  55. unsigned int nr_prio_regs;
  56. struct intc_sense_reg *sense_regs;
  57. unsigned int nr_sense_regs;
  58. struct intc_mask_reg *ack_regs;
  59. unsigned int nr_ack_regs;
  60. };
  61. #define _INTC_ARRAY(a) a, sizeof(a)/sizeof(*a)
  62. #define INTC_HW_DESC(vectors, groups, mask_regs, \
  63. prio_regs, sense_regs, ack_regs) \
  64. { \
  65. _INTC_ARRAY(vectors), _INTC_ARRAY(groups), \
  66. _INTC_ARRAY(mask_regs), _INTC_ARRAY(prio_regs), \
  67. _INTC_ARRAY(sense_regs), _INTC_ARRAY(ack_regs), \
  68. }
  69. struct intc_desc {
  70. char *name;
  71. struct resource *resource;
  72. unsigned int num_resources;
  73. intc_enum force_enable;
  74. intc_enum force_disable;
  75. struct intc_hw_desc hw;
  76. };
  77. #define DECLARE_INTC_DESC(symbol, chipname, vectors, groups, \
  78. mask_regs, prio_regs, sense_regs) \
  79. struct intc_desc symbol __initdata = { \
  80. .name = chipname, \
  81. .hw = INTC_HW_DESC(vectors, groups, mask_regs, \
  82. prio_regs, sense_regs, NULL), \
  83. }
  84. #define DECLARE_INTC_DESC_ACK(symbol, chipname, vectors, groups, \
  85. mask_regs, prio_regs, sense_regs, ack_regs) \
  86. struct intc_desc symbol __initdata = { \
  87. .name = chipname, \
  88. .hw = INTC_HW_DESC(vectors, groups, mask_regs, \
  89. prio_regs, sense_regs, ack_regs), \
  90. }
  91. int __init register_intc_controller(struct intc_desc *desc);
  92. int intc_set_priority(unsigned int irq, unsigned int prio);
  93. #ifdef CONFIG_INTC_USERIMASK
  94. int register_intc_userimask(unsigned long addr);
  95. #else
  96. static inline int register_intc_userimask(unsigned long addr)
  97. {
  98. return 0;
  99. }
  100. #endif
  101. int reserve_irq_vector(unsigned int irq);
  102. void reserve_irq_legacy(void);
  103. #endif /* __SH_INTC_H */