setup-res.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308
  1. /*
  2. * drivers/pci/setup-res.c
  3. *
  4. * Extruded from code written by
  5. * Dave Rusling (david.rusling@reo.mts.dec.com)
  6. * David Mosberger (davidm@cs.arizona.edu)
  7. * David Miller (davem@redhat.com)
  8. *
  9. * Support routines for initializing a PCI subsystem.
  10. */
  11. /* fixed for multiple pci buses, 1999 Andrea Arcangeli <andrea@suse.de> */
  12. /*
  13. * Nov 2000, Ivan Kokshaysky <ink@jurassic.park.msu.ru>
  14. * Resource sorting
  15. */
  16. #include <linux/init.h>
  17. #include <linux/kernel.h>
  18. #include <linux/pci.h>
  19. #include <linux/errno.h>
  20. #include <linux/ioport.h>
  21. #include <linux/cache.h>
  22. #include <linux/slab.h>
  23. #include "pci.h"
  24. void pci_update_resource(struct pci_dev *dev, struct resource *res, int resno)
  25. {
  26. struct pci_bus_region region;
  27. u32 new, check, mask;
  28. int reg;
  29. /*
  30. * Ignore resources for unimplemented BARs and unused resource slots
  31. * for 64 bit BARs.
  32. */
  33. if (!res->flags)
  34. return;
  35. /*
  36. * Ignore non-moveable resources. This might be legacy resources for
  37. * which no functional BAR register exists or another important
  38. * system resource we shouldn't move around.
  39. */
  40. if (res->flags & IORESOURCE_PCI_FIXED)
  41. return;
  42. pcibios_resource_to_bus(dev, &region, res);
  43. dev_dbg(&dev->dev, "BAR %d: got res [%#llx-%#llx] bus [%#llx-%#llx] "
  44. "flags %#lx\n", resno,
  45. (unsigned long long)res->start,
  46. (unsigned long long)res->end,
  47. (unsigned long long)region.start,
  48. (unsigned long long)region.end,
  49. (unsigned long)res->flags);
  50. new = region.start | (res->flags & PCI_REGION_FLAG_MASK);
  51. if (res->flags & IORESOURCE_IO)
  52. mask = (u32)PCI_BASE_ADDRESS_IO_MASK;
  53. else
  54. mask = (u32)PCI_BASE_ADDRESS_MEM_MASK;
  55. if (resno < 6) {
  56. reg = PCI_BASE_ADDRESS_0 + 4 * resno;
  57. } else if (resno == PCI_ROM_RESOURCE) {
  58. if (!(res->flags & IORESOURCE_ROM_ENABLE))
  59. return;
  60. new |= PCI_ROM_ADDRESS_ENABLE;
  61. reg = dev->rom_base_reg;
  62. } else {
  63. /* Hmm, non-standard resource. */
  64. return; /* kill uninitialised var warning */
  65. }
  66. pci_write_config_dword(dev, reg, new);
  67. pci_read_config_dword(dev, reg, &check);
  68. if ((new ^ check) & mask) {
  69. dev_err(&dev->dev, "BAR %d: error updating (%#08x != %#08x)\n",
  70. resno, new, check);
  71. }
  72. if ((new & (PCI_BASE_ADDRESS_SPACE|PCI_BASE_ADDRESS_MEM_TYPE_MASK)) ==
  73. (PCI_BASE_ADDRESS_SPACE_MEMORY|PCI_BASE_ADDRESS_MEM_TYPE_64)) {
  74. new = region.start >> 16 >> 16;
  75. pci_write_config_dword(dev, reg + 4, new);
  76. pci_read_config_dword(dev, reg + 4, &check);
  77. if (check != new) {
  78. dev_err(&dev->dev, "BAR %d: error updating "
  79. "(high %#08x != %#08x)\n", resno, new, check);
  80. }
  81. }
  82. res->flags &= ~IORESOURCE_UNSET;
  83. dev_dbg(&dev->dev, "BAR %d: moved to bus [%#llx-%#llx] flags %#lx\n",
  84. resno, (unsigned long long)region.start,
  85. (unsigned long long)region.end, res->flags);
  86. }
  87. int pci_claim_resource(struct pci_dev *dev, int resource)
  88. {
  89. struct resource *res = &dev->resource[resource];
  90. struct resource *root = NULL;
  91. char *dtype = resource < PCI_BRIDGE_RESOURCES ? "device" : "bridge";
  92. int err;
  93. root = pcibios_select_root(dev, res);
  94. err = -EINVAL;
  95. if (root != NULL)
  96. err = insert_resource(root, res);
  97. if (err) {
  98. dev_err(&dev->dev, "BAR %d: %s of %s [%#llx-%#llx]\n",
  99. resource,
  100. root ? "address space collision on" :
  101. "no parent found for",
  102. dtype,
  103. (unsigned long long)res->start,
  104. (unsigned long long)res->end);
  105. }
  106. return err;
  107. }
  108. int pci_assign_resource(struct pci_dev *dev, int resno)
  109. {
  110. struct pci_bus *bus = dev->bus;
  111. struct resource *res = dev->resource + resno;
  112. resource_size_t size, min, align;
  113. int ret;
  114. size = res->end - res->start + 1;
  115. min = (res->flags & IORESOURCE_IO) ? PCIBIOS_MIN_IO : PCIBIOS_MIN_MEM;
  116. align = resource_alignment(res);
  117. if (!align) {
  118. dev_err(&dev->dev, "BAR %d: can't allocate resource (bogus "
  119. "alignment) [%#llx-%#llx] flags %#lx\n",
  120. resno, (unsigned long long)res->start,
  121. (unsigned long long)res->end, res->flags);
  122. return -EINVAL;
  123. }
  124. /* First, try exact prefetching match.. */
  125. ret = pci_bus_alloc_resource(bus, res, size, align, min,
  126. IORESOURCE_PREFETCH,
  127. pcibios_align_resource, dev);
  128. if (ret < 0 && (res->flags & IORESOURCE_PREFETCH)) {
  129. /*
  130. * That failed.
  131. *
  132. * But a prefetching area can handle a non-prefetching
  133. * window (it will just not perform as well).
  134. */
  135. ret = pci_bus_alloc_resource(bus, res, size, align, min, 0,
  136. pcibios_align_resource, dev);
  137. }
  138. if (ret) {
  139. dev_err(&dev->dev, "BAR %d: can't allocate %s resource "
  140. "[%#llx-%#llx]\n", resno,
  141. res->flags & IORESOURCE_IO ? "I/O" : "mem",
  142. (unsigned long long)res->start,
  143. (unsigned long long)res->end);
  144. } else {
  145. res->flags &= ~IORESOURCE_STARTALIGN;
  146. if (resno < PCI_BRIDGE_RESOURCES)
  147. pci_update_resource(dev, res, resno);
  148. }
  149. return ret;
  150. }
  151. #if 0
  152. int pci_assign_resource_fixed(struct pci_dev *dev, int resno)
  153. {
  154. struct pci_bus *bus = dev->bus;
  155. struct resource *res = dev->resource + resno;
  156. unsigned int type_mask;
  157. int i, ret = -EBUSY;
  158. type_mask = IORESOURCE_IO | IORESOURCE_MEM | IORESOURCE_PREFETCH;
  159. for (i = 0; i < PCI_BUS_NUM_RESOURCES; i++) {
  160. struct resource *r = bus->resource[i];
  161. if (!r)
  162. continue;
  163. /* type_mask must match */
  164. if ((res->flags ^ r->flags) & type_mask)
  165. continue;
  166. ret = request_resource(r, res);
  167. if (ret == 0)
  168. break;
  169. }
  170. if (ret) {
  171. dev_err(&dev->dev, "BAR %d: can't allocate %s resource "
  172. "[%#llx-%#llx\n]", resno,
  173. res->flags & IORESOURCE_IO ? "I/O" : "mem",
  174. (unsigned long long)res->start,
  175. (unsigned long long)res->end);
  176. } else if (resno < PCI_BRIDGE_RESOURCES) {
  177. pci_update_resource(dev, res, resno);
  178. }
  179. return ret;
  180. }
  181. EXPORT_SYMBOL_GPL(pci_assign_resource_fixed);
  182. #endif
  183. /* Sort resources by alignment */
  184. void pdev_sort_resources(struct pci_dev *dev, struct resource_list *head)
  185. {
  186. int i;
  187. for (i = 0; i < PCI_NUM_RESOURCES; i++) {
  188. struct resource *r;
  189. struct resource_list *list, *tmp;
  190. resource_size_t r_align;
  191. r = &dev->resource[i];
  192. if (r->flags & IORESOURCE_PCI_FIXED)
  193. continue;
  194. if (!(r->flags) || r->parent)
  195. continue;
  196. r_align = resource_alignment(r);
  197. if (!r_align) {
  198. dev_warn(&dev->dev, "BAR %d: bogus alignment "
  199. "[%#llx-%#llx] flags %#lx\n",
  200. i, (unsigned long long)r->start,
  201. (unsigned long long)r->end, r->flags);
  202. continue;
  203. }
  204. for (list = head; ; list = list->next) {
  205. resource_size_t align = 0;
  206. struct resource_list *ln = list->next;
  207. if (ln)
  208. align = resource_alignment(ln->res);
  209. if (r_align > align) {
  210. tmp = kmalloc(sizeof(*tmp), GFP_KERNEL);
  211. if (!tmp)
  212. panic("pdev_sort_resources(): "
  213. "kmalloc() failed!\n");
  214. tmp->next = ln;
  215. tmp->res = r;
  216. tmp->dev = dev;
  217. list->next = tmp;
  218. break;
  219. }
  220. }
  221. }
  222. }
  223. int pci_enable_resources(struct pci_dev *dev, int mask)
  224. {
  225. u16 cmd, old_cmd;
  226. int i;
  227. struct resource *r;
  228. pci_read_config_word(dev, PCI_COMMAND, &cmd);
  229. old_cmd = cmd;
  230. for (i = 0; i < PCI_NUM_RESOURCES; i++) {
  231. if (!(mask & (1 << i)))
  232. continue;
  233. r = &dev->resource[i];
  234. if (!(r->flags & (IORESOURCE_IO | IORESOURCE_MEM)))
  235. continue;
  236. if ((i == PCI_ROM_RESOURCE) &&
  237. (!(r->flags & IORESOURCE_ROM_ENABLE)))
  238. continue;
  239. if (!r->parent) {
  240. dev_err(&dev->dev, "device not available because of "
  241. "BAR %d [%#llx-%#llx] collisions\n", i,
  242. (unsigned long long) r->start,
  243. (unsigned long long) r->end);
  244. return -EINVAL;
  245. }
  246. if (r->flags & IORESOURCE_IO)
  247. cmd |= PCI_COMMAND_IO;
  248. if (r->flags & IORESOURCE_MEM)
  249. cmd |= PCI_COMMAND_MEMORY;
  250. }
  251. if (cmd != old_cmd) {
  252. dev_info(&dev->dev, "enabling device (%04x -> %04x)\n",
  253. old_cmd, cmd);
  254. pci_write_config_word(dev, PCI_COMMAND, cmd);
  255. }
  256. return 0;
  257. }