pciehp.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224
  1. /*
  2. * PCI Express Hot Plug Controller Driver
  3. *
  4. * Copyright (C) 1995,2001 Compaq Computer Corporation
  5. * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
  6. * Copyright (C) 2001 IBM Corp.
  7. * Copyright (C) 2003-2004 Intel Corporation
  8. *
  9. * All rights reserved.
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or (at
  14. * your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  19. * NON INFRINGEMENT. See the GNU General Public License for more
  20. * details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  25. *
  26. * Send feedback to <greg@kroah.com>, <kristen.c.accardi@intel.com>
  27. *
  28. */
  29. #ifndef _PCIEHP_H
  30. #define _PCIEHP_H
  31. #include <linux/types.h>
  32. #include <linux/pci.h>
  33. #include <linux/pci_hotplug.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h> /* signal_pending() */
  36. #include <linux/pcieport_if.h>
  37. #include <linux/mutex.h>
  38. #define MY_NAME "pciehp"
  39. extern int pciehp_poll_mode;
  40. extern int pciehp_poll_time;
  41. extern int pciehp_debug;
  42. extern int pciehp_force;
  43. extern int pciehp_slot_with_bus;
  44. extern struct workqueue_struct *pciehp_wq;
  45. #define dbg(format, arg...) \
  46. do { \
  47. if (pciehp_debug) \
  48. printk("%s: " format, MY_NAME , ## arg); \
  49. } while (0)
  50. #define err(format, arg...) \
  51. printk(KERN_ERR "%s: " format, MY_NAME , ## arg)
  52. #define info(format, arg...) \
  53. printk(KERN_INFO "%s: " format, MY_NAME , ## arg)
  54. #define warn(format, arg...) \
  55. printk(KERN_WARNING "%s: " format, MY_NAME , ## arg)
  56. #define SLOT_NAME_SIZE 10
  57. struct slot {
  58. u8 bus;
  59. u8 device;
  60. u32 number;
  61. u8 state;
  62. struct timer_list task_event;
  63. u8 hp_slot;
  64. struct controller *ctrl;
  65. struct hpc_ops *hpc_ops;
  66. struct hotplug_slot *hotplug_slot;
  67. struct list_head slot_list;
  68. char name[SLOT_NAME_SIZE];
  69. unsigned long last_emi_toggle;
  70. struct delayed_work work; /* work for button event */
  71. struct mutex lock;
  72. };
  73. struct event_info {
  74. u32 event_type;
  75. struct slot *p_slot;
  76. struct work_struct work;
  77. };
  78. struct controller {
  79. struct mutex crit_sect; /* critical section mutex */
  80. struct mutex ctrl_lock; /* controller lock */
  81. int num_slots; /* Number of slots on ctlr */
  82. int slot_num_inc; /* 1 or -1 */
  83. struct pci_dev *pci_dev;
  84. struct list_head slot_list;
  85. struct hpc_ops *hpc_ops;
  86. wait_queue_head_t queue; /* sleep & wake process */
  87. u8 slot_device_offset;
  88. u32 first_slot; /* First physical slot number */ /* PCIE only has 1 slot */
  89. u8 slot_bus; /* Bus where the slots handled by this controller sit */
  90. u32 slot_cap;
  91. u8 cap_base;
  92. struct timer_list poll_timer;
  93. int cmd_busy;
  94. unsigned int no_cmd_complete:1;
  95. };
  96. #define INT_BUTTON_IGNORE 0
  97. #define INT_PRESENCE_ON 1
  98. #define INT_PRESENCE_OFF 2
  99. #define INT_SWITCH_CLOSE 3
  100. #define INT_SWITCH_OPEN 4
  101. #define INT_POWER_FAULT 5
  102. #define INT_POWER_FAULT_CLEAR 6
  103. #define INT_BUTTON_PRESS 7
  104. #define INT_BUTTON_RELEASE 8
  105. #define INT_BUTTON_CANCEL 9
  106. #define STATIC_STATE 0
  107. #define BLINKINGON_STATE 1
  108. #define BLINKINGOFF_STATE 2
  109. #define POWERON_STATE 3
  110. #define POWEROFF_STATE 4
  111. /* Error messages */
  112. #define INTERLOCK_OPEN 0x00000002
  113. #define ADD_NOT_SUPPORTED 0x00000003
  114. #define CARD_FUNCTIONING 0x00000005
  115. #define ADAPTER_NOT_SAME 0x00000006
  116. #define NO_ADAPTER_PRESENT 0x00000009
  117. #define NOT_ENOUGH_RESOURCES 0x0000000B
  118. #define DEVICE_TYPE_NOT_SUPPORTED 0x0000000C
  119. #define WRONG_BUS_FREQUENCY 0x0000000D
  120. #define POWER_FAILURE 0x0000000E
  121. /* Field definitions in Slot Capabilities Register */
  122. #define ATTN_BUTTN_PRSN 0x00000001
  123. #define PWR_CTRL_PRSN 0x00000002
  124. #define MRL_SENS_PRSN 0x00000004
  125. #define ATTN_LED_PRSN 0x00000008
  126. #define PWR_LED_PRSN 0x00000010
  127. #define HP_SUPR_RM_SUP 0x00000020
  128. #define EMI_PRSN 0x00020000
  129. #define NO_CMD_CMPL_SUP 0x00040000
  130. #define ATTN_BUTTN(ctrl) ((ctrl)->slot_cap & ATTN_BUTTN_PRSN)
  131. #define POWER_CTRL(ctrl) ((ctrl)->slot_cap & PWR_CTRL_PRSN)
  132. #define MRL_SENS(ctrl) ((ctrl)->slot_cap & MRL_SENS_PRSN)
  133. #define ATTN_LED(ctrl) ((ctrl)->slot_cap & ATTN_LED_PRSN)
  134. #define PWR_LED(ctrl) ((ctrl)->slot_cap & PWR_LED_PRSN)
  135. #define HP_SUPR_RM(ctrl) ((ctrl)->slot_cap & HP_SUPR_RM_SUP)
  136. #define EMI(ctrl) ((ctrl)->slot_cap & EMI_PRSN)
  137. #define NO_CMD_CMPL(ctrl) ((ctrl)->slot_cap & NO_CMD_CMPL_SUP)
  138. extern int pciehp_sysfs_enable_slot(struct slot *slot);
  139. extern int pciehp_sysfs_disable_slot(struct slot *slot);
  140. extern u8 pciehp_handle_attention_button(struct slot *p_slot);
  141. extern u8 pciehp_handle_switch_change(struct slot *p_slot);
  142. extern u8 pciehp_handle_presence_change(struct slot *p_slot);
  143. extern u8 pciehp_handle_power_fault(struct slot *p_slot);
  144. extern int pciehp_configure_device(struct slot *p_slot);
  145. extern int pciehp_unconfigure_device(struct slot *p_slot);
  146. extern void pciehp_queue_pushbutton_work(struct work_struct *work);
  147. struct controller *pcie_init(struct pcie_device *dev);
  148. int pciehp_enable_slot(struct slot *p_slot);
  149. int pciehp_disable_slot(struct slot *p_slot);
  150. int pcie_enable_notification(struct controller *ctrl);
  151. static inline struct slot *pciehp_find_slot(struct controller *ctrl, u8 device)
  152. {
  153. struct slot *slot;
  154. list_for_each_entry(slot, &ctrl->slot_list, slot_list) {
  155. if (slot->device == device)
  156. return slot;
  157. }
  158. err("%s: slot (device=0x%x) not found\n", __func__, device);
  159. return NULL;
  160. }
  161. struct hpc_ops {
  162. int (*power_on_slot)(struct slot *slot);
  163. int (*power_off_slot)(struct slot *slot);
  164. int (*get_power_status)(struct slot *slot, u8 *status);
  165. int (*get_attention_status)(struct slot *slot, u8 *status);
  166. int (*set_attention_status)(struct slot *slot, u8 status);
  167. int (*get_latch_status)(struct slot *slot, u8 *status);
  168. int (*get_adapter_status)(struct slot *slot, u8 *status);
  169. int (*get_emi_status)(struct slot *slot, u8 *status);
  170. int (*toggle_emi)(struct slot *slot);
  171. int (*get_max_bus_speed)(struct slot *slot, enum pci_bus_speed *speed);
  172. int (*get_cur_bus_speed)(struct slot *slot, enum pci_bus_speed *speed);
  173. int (*get_max_lnk_width)(struct slot *slot, enum pcie_link_width *val);
  174. int (*get_cur_lnk_width)(struct slot *slot, enum pcie_link_width *val);
  175. int (*query_power_fault)(struct slot *slot);
  176. void (*green_led_on)(struct slot *slot);
  177. void (*green_led_off)(struct slot *slot);
  178. void (*green_led_blink)(struct slot *slot);
  179. void (*release_ctlr)(struct controller *ctrl);
  180. int (*check_lnk_status)(struct controller *ctrl);
  181. };
  182. #ifdef CONFIG_ACPI
  183. #include <acpi/acpi.h>
  184. #include <acpi/acpi_bus.h>
  185. #include <acpi/actypes.h>
  186. #include <linux/pci-acpi.h>
  187. static inline int pciehp_get_hp_hw_control_from_firmware(struct pci_dev *dev)
  188. {
  189. u32 flags = (OSC_PCI_EXPRESS_NATIVE_HP_CONTROL |
  190. OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL);
  191. return acpi_get_hp_hw_control_from_firmware(dev, flags);
  192. }
  193. static inline int pciehp_get_hp_params_from_firmware(struct pci_dev *dev,
  194. struct hotplug_params *hpp)
  195. {
  196. if (ACPI_FAILURE(acpi_get_hp_params_from_firmware(dev->bus, hpp)))
  197. return -ENODEV;
  198. return 0;
  199. }
  200. #else
  201. #define pciehp_get_hp_hw_control_from_firmware(dev) 0
  202. #define pciehp_get_hp_params_from_firmware(dev, hpp) (-ENODEV)
  203. #endif /* CONFIG_ACPI */
  204. #endif /* _PCIEHP_H */