xonar_cs43xx.c 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327
  1. /*
  2. * card driver for models with CS4398/CS4362A DACs (Xonar D1/DX)
  3. *
  4. * Copyright (c) Clemens Ladisch <clemens@ladisch.de>
  5. *
  6. *
  7. * This driver is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License, version 2.
  9. *
  10. * This driver is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this driver; if not, see <http://www.gnu.org/licenses/>.
  17. */
  18. /*
  19. * Xonar D1/DX
  20. * -----------
  21. *
  22. * CMI8788:
  23. *
  24. * I²C <-> CS4398 (front)
  25. * <-> CS4362A (surround, center/LFE, back)
  26. *
  27. * GPI 0 <- external power present (DX only)
  28. *
  29. * GPIO 0 -> enable output to speakers
  30. * GPIO 1 -> enable front panel I/O
  31. * GPIO 2 -> M0 of CS5361
  32. * GPIO 3 -> M1 of CS5361
  33. * GPIO 8 -> route input jack to line-in (0) or mic-in (1)
  34. *
  35. * CS4398:
  36. *
  37. * AD0 <- 1
  38. * AD1 <- 1
  39. *
  40. * CS4362A:
  41. *
  42. * AD0 <- 0
  43. *
  44. * CM9780:
  45. *
  46. * GPO 0 -> route line-in (0) or AC97 output (1) to CS5361 input
  47. */
  48. #include <linux/pci.h>
  49. #include <linux/delay.h>
  50. #include <sound/ac97_codec.h>
  51. #include <sound/control.h>
  52. #include <sound/core.h>
  53. #include <sound/pcm.h>
  54. #include <sound/pcm_params.h>
  55. #include <sound/tlv.h>
  56. #include "xonar.h"
  57. #include "cs4398.h"
  58. #include "cs4362a.h"
  59. #define GPI_EXT_POWER 0x01
  60. #define GPIO_D1_OUTPUT_ENABLE 0x0001
  61. #define GPIO_D1_FRONT_PANEL 0x0002
  62. #define GPIO_D1_INPUT_ROUTE 0x0100
  63. #define I2C_DEVICE_CS4398 0x9e /* 10011, AD1=1, AD0=1, /W=0 */
  64. #define I2C_DEVICE_CS4362A 0x30 /* 001100, AD0=0, /W=0 */
  65. struct xonar_cs43xx {
  66. struct xonar_generic generic;
  67. u8 cs4398_fm;
  68. u8 cs4362a_fm;
  69. u8 cs4362a_fm_c;
  70. };
  71. static void cs4398_write(struct oxygen *chip, u8 reg, u8 value)
  72. {
  73. oxygen_write_i2c(chip, I2C_DEVICE_CS4398, reg, value);
  74. }
  75. static void cs4362a_write(struct oxygen *chip, u8 reg, u8 value)
  76. {
  77. oxygen_write_i2c(chip, I2C_DEVICE_CS4362A, reg, value);
  78. }
  79. static void update_cs4362a_volumes(struct oxygen *chip)
  80. {
  81. u8 mute;
  82. mute = chip->dac_mute ? CS4362A_MUTE : 0;
  83. cs4362a_write(chip, 7, (127 - chip->dac_volume[2]) | mute);
  84. cs4362a_write(chip, 8, (127 - chip->dac_volume[3]) | mute);
  85. cs4362a_write(chip, 10, (127 - chip->dac_volume[4]) | mute);
  86. cs4362a_write(chip, 11, (127 - chip->dac_volume[5]) | mute);
  87. cs4362a_write(chip, 13, (127 - chip->dac_volume[6]) | mute);
  88. cs4362a_write(chip, 14, (127 - chip->dac_volume[7]) | mute);
  89. }
  90. static void update_cs43xx_volume(struct oxygen *chip)
  91. {
  92. cs4398_write(chip, 5, (127 - chip->dac_volume[0]) * 2);
  93. cs4398_write(chip, 6, (127 - chip->dac_volume[1]) * 2);
  94. update_cs4362a_volumes(chip);
  95. }
  96. static void update_cs43xx_mute(struct oxygen *chip)
  97. {
  98. u8 reg;
  99. reg = CS4398_MUTEP_LOW | CS4398_PAMUTE;
  100. if (chip->dac_mute)
  101. reg |= CS4398_MUTE_B | CS4398_MUTE_A;
  102. cs4398_write(chip, 4, reg);
  103. update_cs4362a_volumes(chip);
  104. }
  105. static void cs43xx_init(struct oxygen *chip)
  106. {
  107. struct xonar_cs43xx *data = chip->model_data;
  108. /* set CPEN (control port mode) and power down */
  109. cs4398_write(chip, 8, CS4398_CPEN | CS4398_PDN);
  110. cs4362a_write(chip, 0x01, CS4362A_PDN | CS4362A_CPEN);
  111. /* configure */
  112. cs4398_write(chip, 2, data->cs4398_fm);
  113. cs4398_write(chip, 3, CS4398_ATAPI_B_R | CS4398_ATAPI_A_L);
  114. cs4398_write(chip, 7, CS4398_RMP_DN | CS4398_RMP_UP |
  115. CS4398_ZERO_CROSS | CS4398_SOFT_RAMP);
  116. cs4362a_write(chip, 0x02, CS4362A_DIF_LJUST);
  117. cs4362a_write(chip, 0x03, CS4362A_MUTEC_6 | CS4362A_AMUTE |
  118. CS4362A_RMP_UP | CS4362A_ZERO_CROSS | CS4362A_SOFT_RAMP);
  119. cs4362a_write(chip, 0x04, CS4362A_RMP_DN | CS4362A_DEM_NONE);
  120. cs4362a_write(chip, 0x05, 0);
  121. cs4362a_write(chip, 0x06, data->cs4362a_fm);
  122. cs4362a_write(chip, 0x09, data->cs4362a_fm_c);
  123. cs4362a_write(chip, 0x0c, data->cs4362a_fm);
  124. update_cs43xx_volume(chip);
  125. update_cs43xx_mute(chip);
  126. /* clear power down */
  127. cs4398_write(chip, 8, CS4398_CPEN);
  128. cs4362a_write(chip, 0x01, CS4362A_CPEN);
  129. }
  130. static void xonar_d1_init(struct oxygen *chip)
  131. {
  132. struct xonar_cs43xx *data = chip->model_data;
  133. data->generic.anti_pop_delay = 800;
  134. data->generic.output_enable_bit = GPIO_D1_OUTPUT_ENABLE;
  135. data->cs4398_fm = CS4398_FM_SINGLE | CS4398_DEM_NONE | CS4398_DIF_LJUST;
  136. data->cs4362a_fm = CS4362A_FM_SINGLE |
  137. CS4362A_ATAPI_B_R | CS4362A_ATAPI_A_L;
  138. data->cs4362a_fm_c = data->cs4362a_fm;
  139. oxygen_write16(chip, OXYGEN_2WIRE_BUS_STATUS,
  140. OXYGEN_2WIRE_LENGTH_8 |
  141. OXYGEN_2WIRE_INTERRUPT_MASK |
  142. OXYGEN_2WIRE_SPEED_FAST);
  143. cs43xx_init(chip);
  144. oxygen_set_bits16(chip, OXYGEN_GPIO_CONTROL,
  145. GPIO_D1_FRONT_PANEL | GPIO_D1_INPUT_ROUTE);
  146. oxygen_clear_bits16(chip, OXYGEN_GPIO_DATA,
  147. GPIO_D1_FRONT_PANEL | GPIO_D1_INPUT_ROUTE);
  148. xonar_init_cs53x1(chip);
  149. xonar_enable_output(chip);
  150. snd_component_add(chip->card, "CS4398");
  151. snd_component_add(chip->card, "CS4362A");
  152. snd_component_add(chip->card, "CS5361");
  153. }
  154. static void xonar_dx_init(struct oxygen *chip)
  155. {
  156. struct xonar_cs43xx *data = chip->model_data;
  157. data->generic.ext_power_reg = OXYGEN_GPI_DATA;
  158. data->generic.ext_power_int_reg = OXYGEN_GPI_INTERRUPT_MASK;
  159. data->generic.ext_power_bit = GPI_EXT_POWER;
  160. xonar_init_ext_power(chip);
  161. xonar_d1_init(chip);
  162. }
  163. static void xonar_d1_cleanup(struct oxygen *chip)
  164. {
  165. xonar_disable_output(chip);
  166. cs4362a_write(chip, 0x01, CS4362A_PDN | CS4362A_CPEN);
  167. oxygen_clear_bits8(chip, OXYGEN_FUNCTION, OXYGEN_FUNCTION_RESET_CODEC);
  168. }
  169. static void xonar_d1_suspend(struct oxygen *chip)
  170. {
  171. xonar_d1_cleanup(chip);
  172. }
  173. static void xonar_d1_resume(struct oxygen *chip)
  174. {
  175. oxygen_set_bits8(chip, OXYGEN_FUNCTION, OXYGEN_FUNCTION_RESET_CODEC);
  176. msleep(1);
  177. cs43xx_init(chip);
  178. xonar_enable_output(chip);
  179. }
  180. static void set_cs43xx_params(struct oxygen *chip,
  181. struct snd_pcm_hw_params *params)
  182. {
  183. struct xonar_cs43xx *data = chip->model_data;
  184. u8 cs4398_fm, cs4362a_fm;
  185. if (params_rate(params) <= 50000) {
  186. cs4398_fm = CS4398_FM_SINGLE;
  187. cs4362a_fm = CS4362A_FM_SINGLE;
  188. } else if (params_rate(params) <= 100000) {
  189. cs4398_fm = CS4398_FM_DOUBLE;
  190. cs4362a_fm = CS4362A_FM_DOUBLE;
  191. } else {
  192. cs4398_fm = CS4398_FM_QUAD;
  193. cs4362a_fm = CS4362A_FM_QUAD;
  194. }
  195. data->cs4398_fm = CS4398_DEM_NONE | CS4398_DIF_LJUST | cs4398_fm;
  196. data->cs4362a_fm =
  197. (data->cs4362a_fm & ~CS4362A_FM_MASK) | cs4362a_fm;
  198. data->cs4362a_fm_c =
  199. (data->cs4362a_fm_c & ~CS4362A_FM_MASK) | cs4362a_fm;
  200. cs4398_write(chip, 2, data->cs4398_fm);
  201. cs4362a_write(chip, 0x06, data->cs4362a_fm);
  202. cs4362a_write(chip, 0x09, data->cs4362a_fm_c);
  203. cs4362a_write(chip, 0x0c, data->cs4362a_fm);
  204. }
  205. static void update_cs43xx_center_lfe_mix(struct oxygen *chip, bool mixed)
  206. {
  207. struct xonar_cs43xx *data = chip->model_data;
  208. data->cs4362a_fm_c &= ~CS4362A_ATAPI_MASK;
  209. if (mixed)
  210. data->cs4362a_fm_c |= CS4362A_ATAPI_B_LR | CS4362A_ATAPI_A_LR;
  211. else
  212. data->cs4362a_fm_c |= CS4362A_ATAPI_B_R | CS4362A_ATAPI_A_L;
  213. cs4362a_write(chip, 0x09, data->cs4362a_fm_c);
  214. }
  215. static const struct snd_kcontrol_new front_panel_switch = {
  216. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  217. .name = "Front Panel Switch",
  218. .info = snd_ctl_boolean_mono_info,
  219. .get = xonar_gpio_bit_switch_get,
  220. .put = xonar_gpio_bit_switch_put,
  221. .private_value = GPIO_D1_FRONT_PANEL,
  222. };
  223. static void xonar_d1_line_mic_ac97_switch(struct oxygen *chip,
  224. unsigned int reg, unsigned int mute)
  225. {
  226. if (reg == AC97_LINE) {
  227. spin_lock_irq(&chip->reg_lock);
  228. oxygen_write16_masked(chip, OXYGEN_GPIO_DATA,
  229. mute ? GPIO_D1_INPUT_ROUTE : 0,
  230. GPIO_D1_INPUT_ROUTE);
  231. spin_unlock_irq(&chip->reg_lock);
  232. }
  233. }
  234. static const DECLARE_TLV_DB_SCALE(cs4362a_db_scale, -6000, 100, 0);
  235. static int xonar_d1_control_filter(struct snd_kcontrol_new *template)
  236. {
  237. if (!strncmp(template->name, "CD Capture ", 11))
  238. return 1; /* no CD input */
  239. return 0;
  240. }
  241. static int xonar_d1_mixer_init(struct oxygen *chip)
  242. {
  243. return snd_ctl_add(chip->card, snd_ctl_new1(&front_panel_switch, chip));
  244. }
  245. static const struct oxygen_model model_xonar_d1 = {
  246. .longname = "Asus Virtuoso 100",
  247. .chip = "AV200",
  248. .init = xonar_d1_init,
  249. .control_filter = xonar_d1_control_filter,
  250. .mixer_init = xonar_d1_mixer_init,
  251. .cleanup = xonar_d1_cleanup,
  252. .suspend = xonar_d1_suspend,
  253. .resume = xonar_d1_resume,
  254. .set_dac_params = set_cs43xx_params,
  255. .set_adc_params = xonar_set_cs53x1_params,
  256. .update_dac_volume = update_cs43xx_volume,
  257. .update_dac_mute = update_cs43xx_mute,
  258. .update_center_lfe_mix = update_cs43xx_center_lfe_mix,
  259. .ac97_switch = xonar_d1_line_mic_ac97_switch,
  260. .dac_tlv = cs4362a_db_scale,
  261. .model_data_size = sizeof(struct xonar_cs43xx),
  262. .device_config = PLAYBACK_0_TO_I2S |
  263. PLAYBACK_1_TO_SPDIF |
  264. CAPTURE_0_FROM_I2S_2,
  265. .dac_channels = 8,
  266. .dac_volume_min = 127 - 60,
  267. .dac_volume_max = 127,
  268. .function_flags = OXYGEN_FUNCTION_2WIRE,
  269. .dac_i2s_format = OXYGEN_I2S_FORMAT_LJUST,
  270. .adc_i2s_format = OXYGEN_I2S_FORMAT_LJUST,
  271. };
  272. int __devinit get_xonar_cs43xx_model(struct oxygen *chip,
  273. const struct pci_device_id *id)
  274. {
  275. switch (id->subdevice) {
  276. case 0x834f:
  277. chip->model = model_xonar_d1;
  278. chip->model.shortname = "Xonar D1";
  279. break;
  280. case 0x8275:
  281. case 0x8327:
  282. chip->model = model_xonar_d1;
  283. chip->model.shortname = "Xonar DX";
  284. chip->model.init = xonar_dx_init;
  285. break;
  286. default:
  287. return -EINVAL;
  288. }
  289. return 0;
  290. }