ehca_classes.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * Struct definition for eHCA internal structures
  5. *
  6. * Authors: Heiko J Schick <schickhj@de.ibm.com>
  7. * Christoph Raisch <raisch@de.ibm.com>
  8. * Joachim Fenkes <fenkes@de.ibm.com>
  9. *
  10. * Copyright (c) 2005 IBM Corporation
  11. *
  12. * All rights reserved.
  13. *
  14. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  15. * BSD.
  16. *
  17. * OpenIB BSD License
  18. *
  19. * Redistribution and use in source and binary forms, with or without
  20. * modification, are permitted provided that the following conditions are met:
  21. *
  22. * Redistributions of source code must retain the above copyright notice, this
  23. * list of conditions and the following disclaimer.
  24. *
  25. * Redistributions in binary form must reproduce the above copyright notice,
  26. * this list of conditions and the following disclaimer in the documentation
  27. * and/or other materials
  28. * provided with the distribution.
  29. *
  30. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  31. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  32. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  33. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  34. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  35. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  36. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  37. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  38. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  39. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  40. * POSSIBILITY OF SUCH DAMAGE.
  41. */
  42. #ifndef __EHCA_CLASSES_H__
  43. #define __EHCA_CLASSES_H__
  44. struct ehca_module;
  45. struct ehca_qp;
  46. struct ehca_cq;
  47. struct ehca_eq;
  48. struct ehca_mr;
  49. struct ehca_mw;
  50. struct ehca_pd;
  51. struct ehca_av;
  52. #include <linux/wait.h>
  53. #include <linux/mutex.h>
  54. #include <rdma/ib_verbs.h>
  55. #include <rdma/ib_user_verbs.h>
  56. #ifdef CONFIG_PPC64
  57. #include "ehca_classes_pSeries.h"
  58. #endif
  59. #include "ipz_pt_fn.h"
  60. #include "ehca_qes.h"
  61. #include "ehca_irq.h"
  62. #define EHCA_EQE_CACHE_SIZE 20
  63. #define EHCA_MAX_NUM_QUEUES 0xffff
  64. struct ehca_eqe_cache_entry {
  65. struct ehca_eqe *eqe;
  66. struct ehca_cq *cq;
  67. };
  68. struct ehca_eq {
  69. u32 length;
  70. struct ipz_queue ipz_queue;
  71. struct ipz_eq_handle ipz_eq_handle;
  72. struct work_struct work;
  73. struct h_galpas galpas;
  74. int is_initialized;
  75. struct ehca_pfeq pf;
  76. spinlock_t spinlock;
  77. struct tasklet_struct interrupt_task;
  78. u32 ist;
  79. spinlock_t irq_spinlock;
  80. struct ehca_eqe_cache_entry eqe_cache[EHCA_EQE_CACHE_SIZE];
  81. };
  82. struct ehca_sma_attr {
  83. u16 lid, lmc, sm_sl, sm_lid;
  84. u16 pkey_tbl_len, pkeys[16];
  85. };
  86. struct ehca_sport {
  87. struct ib_cq *ibcq_aqp1;
  88. struct ib_qp *ibqp_sqp[2];
  89. /* lock to serialze modify_qp() calls for sqp in normal
  90. * and irq path (when event PORT_ACTIVE is received first time)
  91. */
  92. spinlock_t mod_sqp_lock;
  93. enum ib_port_state port_state;
  94. struct ehca_sma_attr saved_attr;
  95. u32 pma_qp_nr;
  96. };
  97. #define HCA_CAP_MR_PGSIZE_4K 0x80000000
  98. #define HCA_CAP_MR_PGSIZE_64K 0x40000000
  99. #define HCA_CAP_MR_PGSIZE_1M 0x20000000
  100. #define HCA_CAP_MR_PGSIZE_16M 0x10000000
  101. struct ehca_shca {
  102. struct ib_device ib_device;
  103. struct of_device *ofdev;
  104. u8 num_ports;
  105. int hw_level;
  106. struct list_head shca_list;
  107. struct ipz_adapter_handle ipz_hca_handle;
  108. struct ehca_sport sport[2];
  109. struct ehca_eq eq;
  110. struct ehca_eq neq;
  111. struct ehca_mr *maxmr;
  112. struct ehca_pd *pd;
  113. struct h_galpas galpas;
  114. struct mutex modify_mutex;
  115. u64 hca_cap;
  116. /* MR pgsize: bit 0-3 means 4K, 64K, 1M, 16M respectively */
  117. u32 hca_cap_mr_pgsize;
  118. int max_mtu;
  119. atomic_t num_cqs;
  120. atomic_t num_qps;
  121. };
  122. struct ehca_pd {
  123. struct ib_pd ib_pd;
  124. struct ipz_pd fw_pd;
  125. /* small queue mgmt */
  126. struct mutex lock;
  127. struct list_head free[2];
  128. struct list_head full[2];
  129. };
  130. enum ehca_ext_qp_type {
  131. EQPT_NORMAL = 0,
  132. EQPT_LLQP = 1,
  133. EQPT_SRQBASE = 2,
  134. EQPT_SRQ = 3,
  135. };
  136. /* struct to cache modify_qp()'s parms for GSI/SMI qp */
  137. struct ehca_mod_qp_parm {
  138. int mask;
  139. struct ib_qp_attr attr;
  140. };
  141. #define EHCA_MOD_QP_PARM_MAX 4
  142. #define QMAP_IDX_MASK 0xFFFFULL
  143. /* struct for tracking if cqes have been reported to the application */
  144. struct ehca_qmap_entry {
  145. u16 app_wr_id;
  146. u16 reported;
  147. };
  148. struct ehca_qp {
  149. union {
  150. struct ib_qp ib_qp;
  151. struct ib_srq ib_srq;
  152. };
  153. u32 qp_type;
  154. enum ehca_ext_qp_type ext_type;
  155. enum ib_qp_state state;
  156. struct ipz_queue ipz_squeue;
  157. struct ehca_qmap_entry *sq_map;
  158. struct ipz_queue ipz_rqueue;
  159. struct h_galpas galpas;
  160. u32 qkey;
  161. u32 real_qp_num;
  162. u32 token;
  163. spinlock_t spinlock_s;
  164. spinlock_t spinlock_r;
  165. u32 sq_max_inline_data_size;
  166. struct ipz_qp_handle ipz_qp_handle;
  167. struct ehca_pfqp pf;
  168. struct ib_qp_init_attr init_attr;
  169. struct ehca_cq *send_cq;
  170. struct ehca_cq *recv_cq;
  171. unsigned int sqerr_purgeflag;
  172. struct hlist_node list_entries;
  173. /* array to cache modify_qp()'s parms for GSI/SMI qp */
  174. struct ehca_mod_qp_parm *mod_qp_parm;
  175. int mod_qp_parm_idx;
  176. /* mmap counter for resources mapped into user space */
  177. u32 mm_count_squeue;
  178. u32 mm_count_rqueue;
  179. u32 mm_count_galpa;
  180. /* unsolicited ack circumvention */
  181. int unsol_ack_circ;
  182. int mtu_shift;
  183. u32 message_count;
  184. u32 packet_count;
  185. atomic_t nr_events; /* events seen */
  186. wait_queue_head_t wait_completion;
  187. int mig_armed;
  188. };
  189. #define IS_SRQ(qp) (qp->ext_type == EQPT_SRQ)
  190. #define HAS_SQ(qp) (qp->ext_type != EQPT_SRQ)
  191. #define HAS_RQ(qp) (qp->ext_type != EQPT_SRQBASE)
  192. /* must be power of 2 */
  193. #define QP_HASHTAB_LEN 8
  194. struct ehca_cq {
  195. struct ib_cq ib_cq;
  196. struct ipz_queue ipz_queue;
  197. struct h_galpas galpas;
  198. spinlock_t spinlock;
  199. u32 cq_number;
  200. u32 token;
  201. u32 nr_of_entries;
  202. struct ipz_cq_handle ipz_cq_handle;
  203. struct ehca_pfcq pf;
  204. spinlock_t cb_lock;
  205. struct hlist_head qp_hashtab[QP_HASHTAB_LEN];
  206. struct list_head entry;
  207. u32 nr_callbacks; /* #events assigned to cpu by scaling code */
  208. atomic_t nr_events; /* #events seen */
  209. wait_queue_head_t wait_completion;
  210. spinlock_t task_lock;
  211. /* mmap counter for resources mapped into user space */
  212. u32 mm_count_queue;
  213. u32 mm_count_galpa;
  214. };
  215. enum ehca_mr_flag {
  216. EHCA_MR_FLAG_FMR = 0x80000000, /* FMR, created with ehca_alloc_fmr */
  217. EHCA_MR_FLAG_MAXMR = 0x40000000, /* max-MR */
  218. };
  219. struct ehca_mr {
  220. union {
  221. struct ib_mr ib_mr; /* must always be first in ehca_mr */
  222. struct ib_fmr ib_fmr; /* must always be first in ehca_mr */
  223. } ib;
  224. struct ib_umem *umem;
  225. spinlock_t mrlock;
  226. enum ehca_mr_flag flags;
  227. u32 num_kpages; /* number of kernel pages */
  228. u32 num_hwpages; /* number of hw pages to form MR */
  229. u64 hwpage_size; /* hw page size used for this MR */
  230. int acl; /* ACL (stored here for usage in reregister) */
  231. u64 *start; /* virtual start address (stored here for */
  232. /* usage in reregister) */
  233. u64 size; /* size (stored here for usage in reregister) */
  234. u32 fmr_page_size; /* page size for FMR */
  235. u32 fmr_max_pages; /* max pages for FMR */
  236. u32 fmr_max_maps; /* max outstanding maps for FMR */
  237. u32 fmr_map_cnt; /* map counter for FMR */
  238. /* fw specific data */
  239. struct ipz_mrmw_handle ipz_mr_handle; /* MR handle for h-calls */
  240. struct h_galpas galpas;
  241. };
  242. struct ehca_mw {
  243. struct ib_mw ib_mw; /* gen2 mw, must always be first in ehca_mw */
  244. spinlock_t mwlock;
  245. u8 never_bound; /* indication MW was never bound */
  246. struct ipz_mrmw_handle ipz_mw_handle; /* MW handle for h-calls */
  247. struct h_galpas galpas;
  248. };
  249. enum ehca_mr_pgi_type {
  250. EHCA_MR_PGI_PHYS = 1, /* type of ehca_reg_phys_mr,
  251. * ehca_rereg_phys_mr,
  252. * ehca_reg_internal_maxmr */
  253. EHCA_MR_PGI_USER = 2, /* type of ehca_reg_user_mr */
  254. EHCA_MR_PGI_FMR = 3 /* type of ehca_map_phys_fmr */
  255. };
  256. struct ehca_mr_pginfo {
  257. enum ehca_mr_pgi_type type;
  258. u64 num_kpages;
  259. u64 kpage_cnt;
  260. u64 hwpage_size; /* hw page size used for this MR */
  261. u64 num_hwpages; /* number of hw pages */
  262. u64 hwpage_cnt; /* counter for hw pages */
  263. u64 next_hwpage; /* next hw page in buffer/chunk/listelem */
  264. union {
  265. struct { /* type EHCA_MR_PGI_PHYS section */
  266. int num_phys_buf;
  267. struct ib_phys_buf *phys_buf_array;
  268. u64 next_buf;
  269. } phy;
  270. struct { /* type EHCA_MR_PGI_USER section */
  271. struct ib_umem *region;
  272. struct ib_umem_chunk *next_chunk;
  273. u64 next_nmap;
  274. } usr;
  275. struct { /* type EHCA_MR_PGI_FMR section */
  276. u64 fmr_pgsize;
  277. u64 *page_list;
  278. u64 next_listelem;
  279. } fmr;
  280. } u;
  281. };
  282. /* output parameters for MR/FMR hipz calls */
  283. struct ehca_mr_hipzout_parms {
  284. struct ipz_mrmw_handle handle;
  285. u32 lkey;
  286. u32 rkey;
  287. u64 len;
  288. u64 vaddr;
  289. u32 acl;
  290. };
  291. /* output parameters for MW hipz calls */
  292. struct ehca_mw_hipzout_parms {
  293. struct ipz_mrmw_handle handle;
  294. u32 rkey;
  295. };
  296. struct ehca_av {
  297. struct ib_ah ib_ah;
  298. struct ehca_ud_av av;
  299. };
  300. struct ehca_ucontext {
  301. struct ib_ucontext ib_ucontext;
  302. };
  303. int ehca_init_pd_cache(void);
  304. void ehca_cleanup_pd_cache(void);
  305. int ehca_init_cq_cache(void);
  306. void ehca_cleanup_cq_cache(void);
  307. int ehca_init_qp_cache(void);
  308. void ehca_cleanup_qp_cache(void);
  309. int ehca_init_av_cache(void);
  310. void ehca_cleanup_av_cache(void);
  311. int ehca_init_mrmw_cache(void);
  312. void ehca_cleanup_mrmw_cache(void);
  313. int ehca_init_small_qp_cache(void);
  314. void ehca_cleanup_small_qp_cache(void);
  315. extern rwlock_t ehca_qp_idr_lock;
  316. extern rwlock_t ehca_cq_idr_lock;
  317. extern struct idr ehca_qp_idr;
  318. extern struct idr ehca_cq_idr;
  319. extern int ehca_static_rate;
  320. extern int ehca_port_act_time;
  321. extern int ehca_use_hp_mr;
  322. extern int ehca_scaling_code;
  323. extern int ehca_lock_hcalls;
  324. extern int ehca_nr_ports;
  325. extern int ehca_max_cq;
  326. extern int ehca_max_qp;
  327. struct ipzu_queue_resp {
  328. u32 qe_size; /* queue entry size */
  329. u32 act_nr_of_sg;
  330. u32 queue_length; /* queue length allocated in bytes */
  331. u32 pagesize;
  332. u32 toggle_state;
  333. u32 offset; /* save offset within a page for small_qp */
  334. };
  335. struct ehca_create_cq_resp {
  336. u32 cq_number;
  337. u32 token;
  338. struct ipzu_queue_resp ipz_queue;
  339. u32 fw_handle_ofs;
  340. u32 dummy;
  341. };
  342. struct ehca_create_qp_resp {
  343. u32 qp_num;
  344. u32 token;
  345. u32 qp_type;
  346. u32 ext_type;
  347. u32 qkey;
  348. /* qp_num assigned by ehca: sqp0/1 may have got different numbers */
  349. u32 real_qp_num;
  350. u32 fw_handle_ofs;
  351. u32 dummy;
  352. struct ipzu_queue_resp ipz_squeue;
  353. struct ipzu_queue_resp ipz_rqueue;
  354. };
  355. struct ehca_alloc_cq_parms {
  356. u32 nr_cqe;
  357. u32 act_nr_of_entries;
  358. u32 act_pages;
  359. struct ipz_eq_handle eq_handle;
  360. };
  361. enum ehca_service_type {
  362. ST_RC = 0,
  363. ST_UC = 1,
  364. ST_RD = 2,
  365. ST_UD = 3,
  366. };
  367. enum ehca_ll_comp_flags {
  368. LLQP_SEND_COMP = 0x20,
  369. LLQP_RECV_COMP = 0x40,
  370. LLQP_COMP_MASK = 0x60,
  371. };
  372. struct ehca_alloc_queue_parms {
  373. /* input parameters */
  374. int max_wr;
  375. int max_sge;
  376. int page_size;
  377. int is_small;
  378. /* output parameters */
  379. u16 act_nr_wqes;
  380. u8 act_nr_sges;
  381. u32 queue_size; /* bytes for small queues, pages otherwise */
  382. };
  383. struct ehca_alloc_qp_parms {
  384. struct ehca_alloc_queue_parms squeue;
  385. struct ehca_alloc_queue_parms rqueue;
  386. /* input parameters */
  387. enum ehca_service_type servicetype;
  388. int qp_storage;
  389. int sigtype;
  390. enum ehca_ext_qp_type ext_type;
  391. enum ehca_ll_comp_flags ll_comp_flags;
  392. int ud_av_l_key_ctl;
  393. u32 token;
  394. struct ipz_eq_handle eq_handle;
  395. struct ipz_pd pd;
  396. struct ipz_cq_handle send_cq_handle, recv_cq_handle;
  397. u32 srq_qpn, srq_token, srq_limit;
  398. /* output parameters */
  399. u32 real_qp_num;
  400. struct ipz_qp_handle qp_handle;
  401. struct h_galpas galpas;
  402. };
  403. int ehca_cq_assign_qp(struct ehca_cq *cq, struct ehca_qp *qp);
  404. int ehca_cq_unassign_qp(struct ehca_cq *cq, unsigned int qp_num);
  405. struct ehca_qp *ehca_cq_get_qp(struct ehca_cq *cq, int qp_num);
  406. #endif