wm831x-dcdc.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050
  1. /*
  2. * wm831x-dcdc.c -- DC-DC buck convertor driver for the WM831x series
  3. *
  4. * Copyright 2009 Wolfson Microelectronics PLC.
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/moduleparam.h>
  15. #include <linux/init.h>
  16. #include <linux/bitops.h>
  17. #include <linux/err.h>
  18. #include <linux/i2c.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/regulator/driver.h>
  21. #include <linux/regulator/machine.h>
  22. #include <linux/gpio.h>
  23. #include <linux/slab.h>
  24. #include <linux/mfd/wm831x/core.h>
  25. #include <linux/mfd/wm831x/regulator.h>
  26. #include <linux/mfd/wm831x/pdata.h>
  27. #define WM831X_BUCKV_MAX_SELECTOR 0x68
  28. #define WM831X_BUCKP_MAX_SELECTOR 0x66
  29. #define WM831X_DCDC_MODE_FAST 0
  30. #define WM831X_DCDC_MODE_NORMAL 1
  31. #define WM831X_DCDC_MODE_IDLE 2
  32. #define WM831X_DCDC_MODE_STANDBY 3
  33. #define WM831X_DCDC_MAX_NAME 6
  34. /* Register offsets in control block */
  35. #define WM831X_DCDC_CONTROL_1 0
  36. #define WM831X_DCDC_CONTROL_2 1
  37. #define WM831X_DCDC_ON_CONFIG 2
  38. #define WM831X_DCDC_SLEEP_CONTROL 3
  39. #define WM831X_DCDC_DVS_CONTROL 4
  40. /*
  41. * Shared
  42. */
  43. struct wm831x_dcdc {
  44. char name[WM831X_DCDC_MAX_NAME];
  45. struct regulator_desc desc;
  46. int base;
  47. struct wm831x *wm831x;
  48. struct regulator_dev *regulator;
  49. int dvs_gpio;
  50. int dvs_gpio_state;
  51. int on_vsel;
  52. int dvs_vsel;
  53. };
  54. static int wm831x_dcdc_is_enabled(struct regulator_dev *rdev)
  55. {
  56. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  57. struct wm831x *wm831x = dcdc->wm831x;
  58. int mask = 1 << rdev_get_id(rdev);
  59. int reg;
  60. reg = wm831x_reg_read(wm831x, WM831X_DCDC_ENABLE);
  61. if (reg < 0)
  62. return reg;
  63. if (reg & mask)
  64. return 1;
  65. else
  66. return 0;
  67. }
  68. static int wm831x_dcdc_enable(struct regulator_dev *rdev)
  69. {
  70. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  71. struct wm831x *wm831x = dcdc->wm831x;
  72. int mask = 1 << rdev_get_id(rdev);
  73. return wm831x_set_bits(wm831x, WM831X_DCDC_ENABLE, mask, mask);
  74. }
  75. static int wm831x_dcdc_disable(struct regulator_dev *rdev)
  76. {
  77. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  78. struct wm831x *wm831x = dcdc->wm831x;
  79. int mask = 1 << rdev_get_id(rdev);
  80. return wm831x_set_bits(wm831x, WM831X_DCDC_ENABLE, mask, 0);
  81. }
  82. static unsigned int wm831x_dcdc_get_mode(struct regulator_dev *rdev)
  83. {
  84. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  85. struct wm831x *wm831x = dcdc->wm831x;
  86. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  87. int val;
  88. val = wm831x_reg_read(wm831x, reg);
  89. if (val < 0)
  90. return val;
  91. val = (val & WM831X_DC1_ON_MODE_MASK) >> WM831X_DC1_ON_MODE_SHIFT;
  92. switch (val) {
  93. case WM831X_DCDC_MODE_FAST:
  94. return REGULATOR_MODE_FAST;
  95. case WM831X_DCDC_MODE_NORMAL:
  96. return REGULATOR_MODE_NORMAL;
  97. case WM831X_DCDC_MODE_STANDBY:
  98. return REGULATOR_MODE_STANDBY;
  99. case WM831X_DCDC_MODE_IDLE:
  100. return REGULATOR_MODE_IDLE;
  101. default:
  102. BUG();
  103. return -EINVAL;
  104. }
  105. }
  106. static int wm831x_dcdc_set_mode_int(struct wm831x *wm831x, int reg,
  107. unsigned int mode)
  108. {
  109. int val;
  110. switch (mode) {
  111. case REGULATOR_MODE_FAST:
  112. val = WM831X_DCDC_MODE_FAST;
  113. break;
  114. case REGULATOR_MODE_NORMAL:
  115. val = WM831X_DCDC_MODE_NORMAL;
  116. break;
  117. case REGULATOR_MODE_STANDBY:
  118. val = WM831X_DCDC_MODE_STANDBY;
  119. break;
  120. case REGULATOR_MODE_IDLE:
  121. val = WM831X_DCDC_MODE_IDLE;
  122. break;
  123. default:
  124. return -EINVAL;
  125. }
  126. return wm831x_set_bits(wm831x, reg, WM831X_DC1_ON_MODE_MASK,
  127. val << WM831X_DC1_ON_MODE_SHIFT);
  128. }
  129. static int wm831x_dcdc_set_mode(struct regulator_dev *rdev, unsigned int mode)
  130. {
  131. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  132. struct wm831x *wm831x = dcdc->wm831x;
  133. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  134. return wm831x_dcdc_set_mode_int(wm831x, reg, mode);
  135. }
  136. static int wm831x_dcdc_set_suspend_mode(struct regulator_dev *rdev,
  137. unsigned int mode)
  138. {
  139. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  140. struct wm831x *wm831x = dcdc->wm831x;
  141. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  142. return wm831x_dcdc_set_mode_int(wm831x, reg, mode);
  143. }
  144. static int wm831x_dcdc_get_status(struct regulator_dev *rdev)
  145. {
  146. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  147. struct wm831x *wm831x = dcdc->wm831x;
  148. int ret;
  149. /* First, check for errors */
  150. ret = wm831x_reg_read(wm831x, WM831X_DCDC_UV_STATUS);
  151. if (ret < 0)
  152. return ret;
  153. if (ret & (1 << rdev_get_id(rdev))) {
  154. dev_dbg(wm831x->dev, "DCDC%d under voltage\n",
  155. rdev_get_id(rdev) + 1);
  156. return REGULATOR_STATUS_ERROR;
  157. }
  158. /* DCDC1 and DCDC2 can additionally detect high voltage/current */
  159. if (rdev_get_id(rdev) < 2) {
  160. if (ret & (WM831X_DC1_OV_STS << rdev_get_id(rdev))) {
  161. dev_dbg(wm831x->dev, "DCDC%d over voltage\n",
  162. rdev_get_id(rdev) + 1);
  163. return REGULATOR_STATUS_ERROR;
  164. }
  165. if (ret & (WM831X_DC1_HC_STS << rdev_get_id(rdev))) {
  166. dev_dbg(wm831x->dev, "DCDC%d over current\n",
  167. rdev_get_id(rdev) + 1);
  168. return REGULATOR_STATUS_ERROR;
  169. }
  170. }
  171. /* Is the regulator on? */
  172. ret = wm831x_reg_read(wm831x, WM831X_DCDC_STATUS);
  173. if (ret < 0)
  174. return ret;
  175. if (!(ret & (1 << rdev_get_id(rdev))))
  176. return REGULATOR_STATUS_OFF;
  177. /* TODO: When we handle hardware control modes so we can report the
  178. * current mode. */
  179. return REGULATOR_STATUS_ON;
  180. }
  181. static irqreturn_t wm831x_dcdc_uv_irq(int irq, void *data)
  182. {
  183. struct wm831x_dcdc *dcdc = data;
  184. regulator_notifier_call_chain(dcdc->regulator,
  185. REGULATOR_EVENT_UNDER_VOLTAGE,
  186. NULL);
  187. return IRQ_HANDLED;
  188. }
  189. static irqreturn_t wm831x_dcdc_oc_irq(int irq, void *data)
  190. {
  191. struct wm831x_dcdc *dcdc = data;
  192. regulator_notifier_call_chain(dcdc->regulator,
  193. REGULATOR_EVENT_OVER_CURRENT,
  194. NULL);
  195. return IRQ_HANDLED;
  196. }
  197. /*
  198. * BUCKV specifics
  199. */
  200. static int wm831x_buckv_list_voltage(struct regulator_dev *rdev,
  201. unsigned selector)
  202. {
  203. if (selector <= 0x8)
  204. return 600000;
  205. if (selector <= WM831X_BUCKV_MAX_SELECTOR)
  206. return 600000 + ((selector - 0x8) * 12500);
  207. return -EINVAL;
  208. }
  209. static int wm831x_buckv_select_min_voltage(struct regulator_dev *rdev,
  210. int min_uV, int max_uV)
  211. {
  212. u16 vsel;
  213. if (min_uV < 600000)
  214. vsel = 0;
  215. else if (min_uV <= 1800000)
  216. vsel = ((min_uV - 600000) / 12500) + 8;
  217. else
  218. return -EINVAL;
  219. if (wm831x_buckv_list_voltage(rdev, vsel) > max_uV)
  220. return -EINVAL;
  221. return vsel;
  222. }
  223. static int wm831x_buckv_select_max_voltage(struct regulator_dev *rdev,
  224. int min_uV, int max_uV)
  225. {
  226. u16 vsel;
  227. if (max_uV < 600000 || max_uV > 1800000)
  228. return -EINVAL;
  229. vsel = ((max_uV - 600000) / 12500) + 8;
  230. if (wm831x_buckv_list_voltage(rdev, vsel) < min_uV ||
  231. wm831x_buckv_list_voltage(rdev, vsel) < max_uV)
  232. return -EINVAL;
  233. return vsel;
  234. }
  235. static int wm831x_buckv_set_dvs(struct regulator_dev *rdev, int state)
  236. {
  237. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  238. if (state == dcdc->dvs_gpio_state)
  239. return 0;
  240. dcdc->dvs_gpio_state = state;
  241. gpio_set_value(dcdc->dvs_gpio, state);
  242. /* Should wait for DVS state change to be asserted if we have
  243. * a GPIO for it, for now assume the device is configured
  244. * for the fastest possible transition.
  245. */
  246. return 0;
  247. }
  248. static int wm831x_buckv_set_voltage(struct regulator_dev *rdev,
  249. int min_uV, int max_uV, unsigned *selector)
  250. {
  251. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  252. struct wm831x *wm831x = dcdc->wm831x;
  253. int on_reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  254. int dvs_reg = dcdc->base + WM831X_DCDC_DVS_CONTROL;
  255. int vsel, ret;
  256. vsel = wm831x_buckv_select_min_voltage(rdev, min_uV, max_uV);
  257. if (vsel < 0)
  258. return vsel;
  259. *selector = vsel;
  260. /* If this value is already set then do a GPIO update if we can */
  261. if (dcdc->dvs_gpio && dcdc->on_vsel == vsel)
  262. return wm831x_buckv_set_dvs(rdev, 0);
  263. if (dcdc->dvs_gpio && dcdc->dvs_vsel == vsel)
  264. return wm831x_buckv_set_dvs(rdev, 1);
  265. /* Always set the ON status to the minimum voltage */
  266. ret = wm831x_set_bits(wm831x, on_reg, WM831X_DC1_ON_VSEL_MASK, vsel);
  267. if (ret < 0)
  268. return ret;
  269. dcdc->on_vsel = vsel;
  270. if (!dcdc->dvs_gpio)
  271. return ret;
  272. /* Kick the voltage transition now */
  273. ret = wm831x_buckv_set_dvs(rdev, 0);
  274. if (ret < 0)
  275. return ret;
  276. /* Set the high voltage as the DVS voltage. This is optimised
  277. * for CPUfreq usage, most processors will keep the maximum
  278. * voltage constant and lower the minimum with the frequency. */
  279. vsel = wm831x_buckv_select_max_voltage(rdev, min_uV, max_uV);
  280. if (vsel < 0) {
  281. /* This should never happen - at worst the same vsel
  282. * should be chosen */
  283. WARN_ON(vsel < 0);
  284. return 0;
  285. }
  286. /* Don't bother if it's the same VSEL we're already using */
  287. if (vsel == dcdc->on_vsel)
  288. return 0;
  289. ret = wm831x_set_bits(wm831x, dvs_reg, WM831X_DC1_DVS_VSEL_MASK, vsel);
  290. if (ret == 0)
  291. dcdc->dvs_vsel = vsel;
  292. else
  293. dev_warn(wm831x->dev, "Failed to set DCDC DVS VSEL: %d\n",
  294. ret);
  295. return 0;
  296. }
  297. static int wm831x_buckv_set_suspend_voltage(struct regulator_dev *rdev,
  298. int uV)
  299. {
  300. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  301. struct wm831x *wm831x = dcdc->wm831x;
  302. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  303. int vsel;
  304. vsel = wm831x_buckv_select_min_voltage(rdev, uV, uV);
  305. if (vsel < 0)
  306. return vsel;
  307. return wm831x_set_bits(wm831x, reg, WM831X_DC1_SLP_VSEL_MASK, vsel);
  308. }
  309. static int wm831x_buckv_get_voltage_sel(struct regulator_dev *rdev)
  310. {
  311. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  312. if (dcdc->dvs_gpio && dcdc->dvs_gpio_state)
  313. return dcdc->dvs_vsel;
  314. else
  315. return dcdc->on_vsel;
  316. }
  317. /* Current limit options */
  318. static u16 wm831x_dcdc_ilim[] = {
  319. 125, 250, 375, 500, 625, 750, 875, 1000
  320. };
  321. static int wm831x_buckv_set_current_limit(struct regulator_dev *rdev,
  322. int min_uA, int max_uA)
  323. {
  324. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  325. struct wm831x *wm831x = dcdc->wm831x;
  326. u16 reg = dcdc->base + WM831X_DCDC_CONTROL_2;
  327. int i;
  328. for (i = 0; i < ARRAY_SIZE(wm831x_dcdc_ilim); i++) {
  329. if (max_uA <= wm831x_dcdc_ilim[i])
  330. break;
  331. }
  332. if (i == ARRAY_SIZE(wm831x_dcdc_ilim))
  333. return -EINVAL;
  334. return wm831x_set_bits(wm831x, reg, WM831X_DC1_HC_THR_MASK, i);
  335. }
  336. static int wm831x_buckv_get_current_limit(struct regulator_dev *rdev)
  337. {
  338. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  339. struct wm831x *wm831x = dcdc->wm831x;
  340. u16 reg = dcdc->base + WM831X_DCDC_CONTROL_2;
  341. int val;
  342. val = wm831x_reg_read(wm831x, reg);
  343. if (val < 0)
  344. return val;
  345. return wm831x_dcdc_ilim[val & WM831X_DC1_HC_THR_MASK];
  346. }
  347. static struct regulator_ops wm831x_buckv_ops = {
  348. .set_voltage = wm831x_buckv_set_voltage,
  349. .get_voltage_sel = wm831x_buckv_get_voltage_sel,
  350. .list_voltage = wm831x_buckv_list_voltage,
  351. .set_suspend_voltage = wm831x_buckv_set_suspend_voltage,
  352. .set_current_limit = wm831x_buckv_set_current_limit,
  353. .get_current_limit = wm831x_buckv_get_current_limit,
  354. .is_enabled = wm831x_dcdc_is_enabled,
  355. .enable = wm831x_dcdc_enable,
  356. .disable = wm831x_dcdc_disable,
  357. .get_status = wm831x_dcdc_get_status,
  358. .get_mode = wm831x_dcdc_get_mode,
  359. .set_mode = wm831x_dcdc_set_mode,
  360. .set_suspend_mode = wm831x_dcdc_set_suspend_mode,
  361. };
  362. /*
  363. * Set up DVS control. We just log errors since we can still run
  364. * (with reduced performance) if we fail.
  365. */
  366. static __devinit void wm831x_buckv_dvs_init(struct wm831x_dcdc *dcdc,
  367. struct wm831x_buckv_pdata *pdata)
  368. {
  369. struct wm831x *wm831x = dcdc->wm831x;
  370. int ret;
  371. u16 ctrl;
  372. if (!pdata || !pdata->dvs_gpio)
  373. return;
  374. switch (pdata->dvs_control_src) {
  375. case 1:
  376. ctrl = 2 << WM831X_DC1_DVS_SRC_SHIFT;
  377. break;
  378. case 2:
  379. ctrl = 3 << WM831X_DC1_DVS_SRC_SHIFT;
  380. break;
  381. default:
  382. dev_err(wm831x->dev, "Invalid DVS control source %d for %s\n",
  383. pdata->dvs_control_src, dcdc->name);
  384. return;
  385. }
  386. ret = wm831x_set_bits(wm831x, dcdc->base + WM831X_DCDC_DVS_CONTROL,
  387. WM831X_DC1_DVS_SRC_MASK, ctrl);
  388. if (ret < 0) {
  389. dev_err(wm831x->dev, "Failed to set %s DVS source: %d\n",
  390. dcdc->name, ret);
  391. return;
  392. }
  393. ret = gpio_request(pdata->dvs_gpio, "DCDC DVS");
  394. if (ret < 0) {
  395. dev_err(wm831x->dev, "Failed to get %s DVS GPIO: %d\n",
  396. dcdc->name, ret);
  397. return;
  398. }
  399. /* gpiolib won't let us read the GPIO status so pick the higher
  400. * of the two existing voltages so we take it as platform data.
  401. */
  402. dcdc->dvs_gpio_state = pdata->dvs_init_state;
  403. ret = gpio_direction_output(pdata->dvs_gpio, dcdc->dvs_gpio_state);
  404. if (ret < 0) {
  405. dev_err(wm831x->dev, "Failed to enable %s DVS GPIO: %d\n",
  406. dcdc->name, ret);
  407. gpio_free(pdata->dvs_gpio);
  408. return;
  409. }
  410. dcdc->dvs_gpio = pdata->dvs_gpio;
  411. }
  412. static __devinit int wm831x_buckv_probe(struct platform_device *pdev)
  413. {
  414. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  415. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  416. int id = pdev->id % ARRAY_SIZE(pdata->dcdc);
  417. struct wm831x_dcdc *dcdc;
  418. struct resource *res;
  419. int ret, irq;
  420. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  421. if (pdata == NULL || pdata->dcdc[id] == NULL)
  422. return -ENODEV;
  423. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  424. if (dcdc == NULL) {
  425. dev_err(&pdev->dev, "Unable to allocate private data\n");
  426. return -ENOMEM;
  427. }
  428. dcdc->wm831x = wm831x;
  429. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  430. if (res == NULL) {
  431. dev_err(&pdev->dev, "No I/O resource\n");
  432. ret = -EINVAL;
  433. goto err;
  434. }
  435. dcdc->base = res->start;
  436. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  437. dcdc->desc.name = dcdc->name;
  438. dcdc->desc.id = id;
  439. dcdc->desc.type = REGULATOR_VOLTAGE;
  440. dcdc->desc.n_voltages = WM831X_BUCKV_MAX_SELECTOR + 1;
  441. dcdc->desc.ops = &wm831x_buckv_ops;
  442. dcdc->desc.owner = THIS_MODULE;
  443. ret = wm831x_reg_read(wm831x, dcdc->base + WM831X_DCDC_ON_CONFIG);
  444. if (ret < 0) {
  445. dev_err(wm831x->dev, "Failed to read ON VSEL: %d\n", ret);
  446. goto err;
  447. }
  448. dcdc->on_vsel = ret & WM831X_DC1_ON_VSEL_MASK;
  449. ret = wm831x_reg_read(wm831x, dcdc->base + WM831X_DCDC_ON_CONFIG);
  450. if (ret < 0) {
  451. dev_err(wm831x->dev, "Failed to read DVS VSEL: %d\n", ret);
  452. goto err;
  453. }
  454. dcdc->dvs_vsel = ret & WM831X_DC1_DVS_VSEL_MASK;
  455. if (pdata->dcdc[id])
  456. wm831x_buckv_dvs_init(dcdc, pdata->dcdc[id]->driver_data);
  457. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  458. pdata->dcdc[id], dcdc);
  459. if (IS_ERR(dcdc->regulator)) {
  460. ret = PTR_ERR(dcdc->regulator);
  461. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  462. id + 1, ret);
  463. goto err;
  464. }
  465. irq = platform_get_irq_byname(pdev, "UV");
  466. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  467. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  468. if (ret != 0) {
  469. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  470. irq, ret);
  471. goto err_regulator;
  472. }
  473. irq = platform_get_irq_byname(pdev, "HC");
  474. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_oc_irq,
  475. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  476. if (ret != 0) {
  477. dev_err(&pdev->dev, "Failed to request HC IRQ %d: %d\n",
  478. irq, ret);
  479. goto err_uv;
  480. }
  481. platform_set_drvdata(pdev, dcdc);
  482. return 0;
  483. err_uv:
  484. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  485. err_regulator:
  486. regulator_unregister(dcdc->regulator);
  487. err:
  488. if (dcdc->dvs_gpio)
  489. gpio_free(dcdc->dvs_gpio);
  490. kfree(dcdc);
  491. return ret;
  492. }
  493. static __devexit int wm831x_buckv_remove(struct platform_device *pdev)
  494. {
  495. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  496. struct wm831x *wm831x = dcdc->wm831x;
  497. platform_set_drvdata(pdev, NULL);
  498. free_irq(platform_get_irq_byname(pdev, "HC"), dcdc);
  499. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  500. regulator_unregister(dcdc->regulator);
  501. if (dcdc->dvs_gpio)
  502. gpio_free(dcdc->dvs_gpio);
  503. kfree(dcdc);
  504. return 0;
  505. }
  506. static struct platform_driver wm831x_buckv_driver = {
  507. .probe = wm831x_buckv_probe,
  508. .remove = __devexit_p(wm831x_buckv_remove),
  509. .driver = {
  510. .name = "wm831x-buckv",
  511. .owner = THIS_MODULE,
  512. },
  513. };
  514. /*
  515. * BUCKP specifics
  516. */
  517. static int wm831x_buckp_list_voltage(struct regulator_dev *rdev,
  518. unsigned selector)
  519. {
  520. if (selector <= WM831X_BUCKP_MAX_SELECTOR)
  521. return 850000 + (selector * 25000);
  522. else
  523. return -EINVAL;
  524. }
  525. static int wm831x_buckp_set_voltage_int(struct regulator_dev *rdev, int reg,
  526. int min_uV, int max_uV, int *selector)
  527. {
  528. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  529. struct wm831x *wm831x = dcdc->wm831x;
  530. u16 vsel;
  531. if (min_uV <= 34000000)
  532. vsel = (min_uV - 850000) / 25000;
  533. else
  534. return -EINVAL;
  535. if (wm831x_buckp_list_voltage(rdev, vsel) > max_uV)
  536. return -EINVAL;
  537. *selector = vsel;
  538. return wm831x_set_bits(wm831x, reg, WM831X_DC3_ON_VSEL_MASK, vsel);
  539. }
  540. static int wm831x_buckp_set_voltage(struct regulator_dev *rdev,
  541. int min_uV, int max_uV,
  542. unsigned *selector)
  543. {
  544. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  545. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  546. return wm831x_buckp_set_voltage_int(rdev, reg, min_uV, max_uV,
  547. selector);
  548. }
  549. static int wm831x_buckp_set_suspend_voltage(struct regulator_dev *rdev,
  550. int uV)
  551. {
  552. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  553. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  554. unsigned selector;
  555. return wm831x_buckp_set_voltage_int(rdev, reg, uV, uV, &selector);
  556. }
  557. static int wm831x_buckp_get_voltage_sel(struct regulator_dev *rdev)
  558. {
  559. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  560. struct wm831x *wm831x = dcdc->wm831x;
  561. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  562. int val;
  563. val = wm831x_reg_read(wm831x, reg);
  564. if (val < 0)
  565. return val;
  566. return val & WM831X_DC3_ON_VSEL_MASK;
  567. }
  568. static struct regulator_ops wm831x_buckp_ops = {
  569. .set_voltage = wm831x_buckp_set_voltage,
  570. .get_voltage_sel = wm831x_buckp_get_voltage_sel,
  571. .list_voltage = wm831x_buckp_list_voltage,
  572. .set_suspend_voltage = wm831x_buckp_set_suspend_voltage,
  573. .is_enabled = wm831x_dcdc_is_enabled,
  574. .enable = wm831x_dcdc_enable,
  575. .disable = wm831x_dcdc_disable,
  576. .get_status = wm831x_dcdc_get_status,
  577. .get_mode = wm831x_dcdc_get_mode,
  578. .set_mode = wm831x_dcdc_set_mode,
  579. .set_suspend_mode = wm831x_dcdc_set_suspend_mode,
  580. };
  581. static __devinit int wm831x_buckp_probe(struct platform_device *pdev)
  582. {
  583. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  584. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  585. int id = pdev->id % ARRAY_SIZE(pdata->dcdc);
  586. struct wm831x_dcdc *dcdc;
  587. struct resource *res;
  588. int ret, irq;
  589. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  590. if (pdata == NULL || pdata->dcdc[id] == NULL)
  591. return -ENODEV;
  592. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  593. if (dcdc == NULL) {
  594. dev_err(&pdev->dev, "Unable to allocate private data\n");
  595. return -ENOMEM;
  596. }
  597. dcdc->wm831x = wm831x;
  598. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  599. if (res == NULL) {
  600. dev_err(&pdev->dev, "No I/O resource\n");
  601. ret = -EINVAL;
  602. goto err;
  603. }
  604. dcdc->base = res->start;
  605. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  606. dcdc->desc.name = dcdc->name;
  607. dcdc->desc.id = id;
  608. dcdc->desc.type = REGULATOR_VOLTAGE;
  609. dcdc->desc.n_voltages = WM831X_BUCKP_MAX_SELECTOR + 1;
  610. dcdc->desc.ops = &wm831x_buckp_ops;
  611. dcdc->desc.owner = THIS_MODULE;
  612. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  613. pdata->dcdc[id], dcdc);
  614. if (IS_ERR(dcdc->regulator)) {
  615. ret = PTR_ERR(dcdc->regulator);
  616. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  617. id + 1, ret);
  618. goto err;
  619. }
  620. irq = platform_get_irq_byname(pdev, "UV");
  621. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  622. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  623. if (ret != 0) {
  624. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  625. irq, ret);
  626. goto err_regulator;
  627. }
  628. platform_set_drvdata(pdev, dcdc);
  629. return 0;
  630. err_regulator:
  631. regulator_unregister(dcdc->regulator);
  632. err:
  633. kfree(dcdc);
  634. return ret;
  635. }
  636. static __devexit int wm831x_buckp_remove(struct platform_device *pdev)
  637. {
  638. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  639. struct wm831x *wm831x = dcdc->wm831x;
  640. platform_set_drvdata(pdev, NULL);
  641. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  642. regulator_unregister(dcdc->regulator);
  643. kfree(dcdc);
  644. return 0;
  645. }
  646. static struct platform_driver wm831x_buckp_driver = {
  647. .probe = wm831x_buckp_probe,
  648. .remove = __devexit_p(wm831x_buckp_remove),
  649. .driver = {
  650. .name = "wm831x-buckp",
  651. .owner = THIS_MODULE,
  652. },
  653. };
  654. /*
  655. * DCDC boost convertors
  656. */
  657. static int wm831x_boostp_get_status(struct regulator_dev *rdev)
  658. {
  659. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  660. struct wm831x *wm831x = dcdc->wm831x;
  661. int ret;
  662. /* First, check for errors */
  663. ret = wm831x_reg_read(wm831x, WM831X_DCDC_UV_STATUS);
  664. if (ret < 0)
  665. return ret;
  666. if (ret & (1 << rdev_get_id(rdev))) {
  667. dev_dbg(wm831x->dev, "DCDC%d under voltage\n",
  668. rdev_get_id(rdev) + 1);
  669. return REGULATOR_STATUS_ERROR;
  670. }
  671. /* Is the regulator on? */
  672. ret = wm831x_reg_read(wm831x, WM831X_DCDC_STATUS);
  673. if (ret < 0)
  674. return ret;
  675. if (ret & (1 << rdev_get_id(rdev)))
  676. return REGULATOR_STATUS_ON;
  677. else
  678. return REGULATOR_STATUS_OFF;
  679. }
  680. static struct regulator_ops wm831x_boostp_ops = {
  681. .get_status = wm831x_boostp_get_status,
  682. .is_enabled = wm831x_dcdc_is_enabled,
  683. .enable = wm831x_dcdc_enable,
  684. .disable = wm831x_dcdc_disable,
  685. };
  686. static __devinit int wm831x_boostp_probe(struct platform_device *pdev)
  687. {
  688. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  689. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  690. int id = pdev->id % ARRAY_SIZE(pdata->dcdc);
  691. struct wm831x_dcdc *dcdc;
  692. struct resource *res;
  693. int ret, irq;
  694. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  695. if (pdata == NULL || pdata->dcdc[id] == NULL)
  696. return -ENODEV;
  697. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  698. if (dcdc == NULL) {
  699. dev_err(&pdev->dev, "Unable to allocate private data\n");
  700. return -ENOMEM;
  701. }
  702. dcdc->wm831x = wm831x;
  703. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  704. if (res == NULL) {
  705. dev_err(&pdev->dev, "No I/O resource\n");
  706. ret = -EINVAL;
  707. goto err;
  708. }
  709. dcdc->base = res->start;
  710. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  711. dcdc->desc.name = dcdc->name;
  712. dcdc->desc.id = id;
  713. dcdc->desc.type = REGULATOR_VOLTAGE;
  714. dcdc->desc.ops = &wm831x_boostp_ops;
  715. dcdc->desc.owner = THIS_MODULE;
  716. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  717. pdata->dcdc[id], dcdc);
  718. if (IS_ERR(dcdc->regulator)) {
  719. ret = PTR_ERR(dcdc->regulator);
  720. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  721. id + 1, ret);
  722. goto err;
  723. }
  724. irq = platform_get_irq_byname(pdev, "UV");
  725. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  726. IRQF_TRIGGER_RISING, dcdc->name,
  727. dcdc);
  728. if (ret != 0) {
  729. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  730. irq, ret);
  731. goto err_regulator;
  732. }
  733. platform_set_drvdata(pdev, dcdc);
  734. return 0;
  735. err_regulator:
  736. regulator_unregister(dcdc->regulator);
  737. err:
  738. kfree(dcdc);
  739. return ret;
  740. }
  741. static __devexit int wm831x_boostp_remove(struct platform_device *pdev)
  742. {
  743. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  744. platform_set_drvdata(pdev, NULL);
  745. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  746. regulator_unregister(dcdc->regulator);
  747. kfree(dcdc);
  748. return 0;
  749. }
  750. static struct platform_driver wm831x_boostp_driver = {
  751. .probe = wm831x_boostp_probe,
  752. .remove = __devexit_p(wm831x_boostp_remove),
  753. .driver = {
  754. .name = "wm831x-boostp",
  755. .owner = THIS_MODULE,
  756. },
  757. };
  758. /*
  759. * External Power Enable
  760. *
  761. * These aren't actually DCDCs but look like them in hardware so share
  762. * code.
  763. */
  764. #define WM831X_EPE_BASE 6
  765. static struct regulator_ops wm831x_epe_ops = {
  766. .is_enabled = wm831x_dcdc_is_enabled,
  767. .enable = wm831x_dcdc_enable,
  768. .disable = wm831x_dcdc_disable,
  769. .get_status = wm831x_dcdc_get_status,
  770. };
  771. static __devinit int wm831x_epe_probe(struct platform_device *pdev)
  772. {
  773. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  774. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  775. int id = pdev->id % ARRAY_SIZE(pdata->epe);
  776. struct wm831x_dcdc *dcdc;
  777. int ret;
  778. dev_dbg(&pdev->dev, "Probing EPE%d\n", id + 1);
  779. if (pdata == NULL || pdata->epe[id] == NULL)
  780. return -ENODEV;
  781. dcdc = kzalloc(sizeof(struct wm831x_dcdc), GFP_KERNEL);
  782. if (dcdc == NULL) {
  783. dev_err(&pdev->dev, "Unable to allocate private data\n");
  784. return -ENOMEM;
  785. }
  786. dcdc->wm831x = wm831x;
  787. /* For current parts this is correct; probably need to revisit
  788. * in future.
  789. */
  790. snprintf(dcdc->name, sizeof(dcdc->name), "EPE%d", id + 1);
  791. dcdc->desc.name = dcdc->name;
  792. dcdc->desc.id = id + WM831X_EPE_BASE; /* Offset in DCDC registers */
  793. dcdc->desc.ops = &wm831x_epe_ops;
  794. dcdc->desc.type = REGULATOR_VOLTAGE;
  795. dcdc->desc.owner = THIS_MODULE;
  796. dcdc->regulator = regulator_register(&dcdc->desc, &pdev->dev,
  797. pdata->epe[id], dcdc);
  798. if (IS_ERR(dcdc->regulator)) {
  799. ret = PTR_ERR(dcdc->regulator);
  800. dev_err(wm831x->dev, "Failed to register EPE%d: %d\n",
  801. id + 1, ret);
  802. goto err;
  803. }
  804. platform_set_drvdata(pdev, dcdc);
  805. return 0;
  806. err:
  807. kfree(dcdc);
  808. return ret;
  809. }
  810. static __devexit int wm831x_epe_remove(struct platform_device *pdev)
  811. {
  812. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  813. platform_set_drvdata(pdev, NULL);
  814. regulator_unregister(dcdc->regulator);
  815. kfree(dcdc);
  816. return 0;
  817. }
  818. static struct platform_driver wm831x_epe_driver = {
  819. .probe = wm831x_epe_probe,
  820. .remove = __devexit_p(wm831x_epe_remove),
  821. .driver = {
  822. .name = "wm831x-epe",
  823. .owner = THIS_MODULE,
  824. },
  825. };
  826. static int __init wm831x_dcdc_init(void)
  827. {
  828. int ret;
  829. ret = platform_driver_register(&wm831x_buckv_driver);
  830. if (ret != 0)
  831. pr_err("Failed to register WM831x BUCKV driver: %d\n", ret);
  832. ret = platform_driver_register(&wm831x_buckp_driver);
  833. if (ret != 0)
  834. pr_err("Failed to register WM831x BUCKP driver: %d\n", ret);
  835. ret = platform_driver_register(&wm831x_boostp_driver);
  836. if (ret != 0)
  837. pr_err("Failed to register WM831x BOOST driver: %d\n", ret);
  838. ret = platform_driver_register(&wm831x_epe_driver);
  839. if (ret != 0)
  840. pr_err("Failed to register WM831x EPE driver: %d\n", ret);
  841. return 0;
  842. }
  843. subsys_initcall(wm831x_dcdc_init);
  844. static void __exit wm831x_dcdc_exit(void)
  845. {
  846. platform_driver_unregister(&wm831x_epe_driver);
  847. platform_driver_unregister(&wm831x_boostp_driver);
  848. platform_driver_unregister(&wm831x_buckp_driver);
  849. platform_driver_unregister(&wm831x_buckv_driver);
  850. }
  851. module_exit(wm831x_dcdc_exit);
  852. /* Module information */
  853. MODULE_AUTHOR("Mark Brown");
  854. MODULE_DESCRIPTION("WM831x DC-DC convertor driver");
  855. MODULE_LICENSE("GPL");
  856. MODULE_ALIAS("platform:wm831x-buckv");
  857. MODULE_ALIAS("platform:wm831x-buckp");