saa7134-dvb.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627
  1. /*
  2. * $Id: saa7134-dvb.c,v 1.23 2005/07/24 22:12:47 mkrufky Exp $
  3. *
  4. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  5. *
  6. * Extended 3 / 2005 by Hartmut Hackmann to support various
  7. * cards with the tda10046 DVB-T channel decoder
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. */
  23. #include <linux/init.h>
  24. #include <linux/list.h>
  25. #include <linux/module.h>
  26. #include <linux/kernel.h>
  27. #include <linux/slab.h>
  28. #include <linux/delay.h>
  29. #include <linux/kthread.h>
  30. #include <linux/suspend.h>
  31. #include <linux/config.h>
  32. #include "saa7134-reg.h"
  33. #include "saa7134.h"
  34. #ifdef HAVE_MT352
  35. # include "mt352.h"
  36. # include "mt352_priv.h" /* FIXME */
  37. #endif
  38. #ifdef HAVE_TDA1004X
  39. # include "tda1004x.h"
  40. #endif
  41. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  42. MODULE_LICENSE("GPL");
  43. static unsigned int antenna_pwr = 0;
  44. module_param(antenna_pwr, int, 0444);
  45. MODULE_PARM_DESC(antenna_pwr,"enable antenna power (Pinnacle 300i)");
  46. /* ------------------------------------------------------------------ */
  47. #ifdef HAVE_MT352
  48. static int pinnacle_antenna_pwr(struct saa7134_dev *dev, int on)
  49. {
  50. u32 ok;
  51. if (!on) {
  52. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  53. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  54. return 0;
  55. }
  56. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  57. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  58. udelay(10);
  59. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 28));
  60. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  61. udelay(10);
  62. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  63. udelay(10);
  64. ok = saa_readl(SAA7134_GPIO_GPSTATUS0) & (1 << 27);
  65. printk("%s: %s %s\n", dev->name, __FUNCTION__,
  66. ok ? "on" : "off");
  67. if (!ok)
  68. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  69. return ok;
  70. }
  71. static int mt352_pinnacle_init(struct dvb_frontend* fe)
  72. {
  73. static u8 clock_config [] = { CLOCK_CTL, 0x3d, 0x28 };
  74. static u8 reset [] = { RESET, 0x80 };
  75. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  76. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0xa0 };
  77. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x31 };
  78. static u8 fsm_ctl_cfg[] = { 0x7b, 0x04 };
  79. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x0f };
  80. static u8 scan_ctl_cfg [] = { SCAN_CTL, 0x0d };
  81. static u8 irq_cfg [] = { INTERRUPT_EN_0, 0x00, 0x00, 0x00, 0x00 };
  82. struct saa7134_dev *dev= fe->dvb->priv;
  83. printk("%s: %s called\n",dev->name,__FUNCTION__);
  84. mt352_write(fe, clock_config, sizeof(clock_config));
  85. udelay(200);
  86. mt352_write(fe, reset, sizeof(reset));
  87. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  88. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  89. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  90. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  91. mt352_write(fe, fsm_ctl_cfg, sizeof(fsm_ctl_cfg));
  92. mt352_write(fe, scan_ctl_cfg, sizeof(scan_ctl_cfg));
  93. mt352_write(fe, irq_cfg, sizeof(irq_cfg));
  94. return 0;
  95. }
  96. static int mt352_pinnacle_pll_set(struct dvb_frontend* fe,
  97. struct dvb_frontend_parameters* params,
  98. u8* pllbuf)
  99. {
  100. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  101. static int off = TDA9887_PRESENT | TDA9887_PORT2_ACTIVE;
  102. struct saa7134_dev *dev = fe->dvb->priv;
  103. struct v4l2_frequency f;
  104. /* set frequency (mt2050) */
  105. f.tuner = 0;
  106. f.type = V4L2_TUNER_DIGITAL_TV;
  107. f.frequency = params->frequency / 1000 * 16 / 1000;
  108. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  109. saa7134_i2c_call_clients(dev,VIDIOC_S_FREQUENCY,&f);
  110. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&off);
  111. pinnacle_antenna_pwr(dev, antenna_pwr);
  112. /* mt352 setup */
  113. mt352_pinnacle_init(fe);
  114. pllbuf[0] = 0xc2;
  115. pllbuf[1] = 0x00;
  116. pllbuf[2] = 0x00;
  117. pllbuf[3] = 0x80;
  118. pllbuf[4] = 0x00;
  119. return 0;
  120. }
  121. static struct mt352_config pinnacle_300i = {
  122. .demod_address = 0x3c >> 1,
  123. .adc_clock = 20333,
  124. .if2 = 36150,
  125. .no_tuner = 1,
  126. .demod_init = mt352_pinnacle_init,
  127. .pll_set = mt352_pinnacle_pll_set,
  128. };
  129. #endif
  130. /* ------------------------------------------------------------------ */
  131. #ifdef HAVE_TDA1004X
  132. static int philips_tu1216_pll_init(struct dvb_frontend *fe)
  133. {
  134. struct saa7134_dev *dev = fe->dvb->priv;
  135. static u8 tu1216_init[] = { 0x0b, 0xf5, 0x85, 0xab };
  136. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tu1216_init,.len = sizeof(tu1216_init) };
  137. /* setup PLL configuration */
  138. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  139. return -EIO;
  140. msleep(1);
  141. return 0;
  142. }
  143. static int philips_tu1216_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  144. {
  145. struct saa7134_dev *dev = fe->dvb->priv;
  146. u8 tuner_buf[4];
  147. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,.len =
  148. sizeof(tuner_buf) };
  149. int tuner_frequency = 0;
  150. u8 band, cp, filter;
  151. /* determine charge pump */
  152. tuner_frequency = params->frequency + 36166000;
  153. if (tuner_frequency < 87000000)
  154. return -EINVAL;
  155. else if (tuner_frequency < 130000000)
  156. cp = 3;
  157. else if (tuner_frequency < 160000000)
  158. cp = 5;
  159. else if (tuner_frequency < 200000000)
  160. cp = 6;
  161. else if (tuner_frequency < 290000000)
  162. cp = 3;
  163. else if (tuner_frequency < 420000000)
  164. cp = 5;
  165. else if (tuner_frequency < 480000000)
  166. cp = 6;
  167. else if (tuner_frequency < 620000000)
  168. cp = 3;
  169. else if (tuner_frequency < 830000000)
  170. cp = 5;
  171. else if (tuner_frequency < 895000000)
  172. cp = 7;
  173. else
  174. return -EINVAL;
  175. /* determine band */
  176. if (params->frequency < 49000000)
  177. return -EINVAL;
  178. else if (params->frequency < 161000000)
  179. band = 1;
  180. else if (params->frequency < 444000000)
  181. band = 2;
  182. else if (params->frequency < 861000000)
  183. band = 4;
  184. else
  185. return -EINVAL;
  186. /* setup PLL filter */
  187. switch (params->u.ofdm.bandwidth) {
  188. case BANDWIDTH_6_MHZ:
  189. filter = 0;
  190. break;
  191. case BANDWIDTH_7_MHZ:
  192. filter = 0;
  193. break;
  194. case BANDWIDTH_8_MHZ:
  195. filter = 1;
  196. break;
  197. default:
  198. return -EINVAL;
  199. }
  200. /* calculate divisor
  201. * ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)
  202. */
  203. tuner_frequency = (((params->frequency / 1000) * 6) + 217496) / 1000;
  204. /* setup tuner buffer */
  205. tuner_buf[0] = (tuner_frequency >> 8) & 0x7f;
  206. tuner_buf[1] = tuner_frequency & 0xff;
  207. tuner_buf[2] = 0xca;
  208. tuner_buf[3] = (cp << 5) | (filter << 3) | band;
  209. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  210. return -EIO;
  211. msleep(1);
  212. return 0;
  213. }
  214. static int philips_tu1216_request_firmware(struct dvb_frontend *fe,
  215. const struct firmware **fw, char *name)
  216. {
  217. struct saa7134_dev *dev = fe->dvb->priv;
  218. return request_firmware(fw, name, &dev->pci->dev);
  219. }
  220. static struct tda1004x_config philips_tu1216_config = {
  221. .demod_address = 0x8,
  222. .invert = 1,
  223. .invert_oclk = 1,
  224. .xtal_freq = TDA10046_XTAL_4M,
  225. .agc_config = TDA10046_AGC_DEFAULT,
  226. .if_freq = TDA10046_FREQ_3617,
  227. .pll_init = philips_tu1216_pll_init,
  228. .pll_set = philips_tu1216_pll_set,
  229. .pll_sleep = NULL,
  230. .request_firmware = philips_tu1216_request_firmware,
  231. };
  232. /* ------------------------------------------------------------------ */
  233. static int philips_fmd1216_pll_init(struct dvb_frontend *fe)
  234. {
  235. struct saa7134_dev *dev = fe->dvb->priv;
  236. /* this message is to set up ATC and ALC */
  237. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0xa0 };
  238. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  239. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  240. return -EIO;
  241. msleep(1);
  242. return 0;
  243. }
  244. static void philips_fmd1216_analog(struct dvb_frontend *fe)
  245. {
  246. struct saa7134_dev *dev = fe->dvb->priv;
  247. /* this message actually turns the tuner back to analog mode */
  248. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0x60 };
  249. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  250. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  251. msleep(1);
  252. fmd1216_init[2] = 0x86;
  253. fmd1216_init[3] = 0x54;
  254. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  255. msleep(1);
  256. }
  257. static int philips_fmd1216_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  258. {
  259. struct saa7134_dev *dev = fe->dvb->priv;
  260. u8 tuner_buf[4];
  261. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = tuner_buf,.len =
  262. sizeof(tuner_buf) };
  263. int tuner_frequency = 0;
  264. int divider = 0;
  265. u8 band, mode, cp;
  266. /* determine charge pump */
  267. tuner_frequency = params->frequency + 36130000;
  268. if (tuner_frequency < 87000000)
  269. return -EINVAL;
  270. /* low band */
  271. else if (tuner_frequency < 180000000) {
  272. band = 1;
  273. mode = 7;
  274. cp = 0;
  275. } else if (tuner_frequency < 195000000) {
  276. band = 1;
  277. mode = 6;
  278. cp = 1;
  279. /* mid band */
  280. } else if (tuner_frequency < 366000000) {
  281. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  282. band = 10;
  283. } else {
  284. band = 2;
  285. }
  286. mode = 7;
  287. cp = 0;
  288. } else if (tuner_frequency < 478000000) {
  289. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  290. band = 10;
  291. } else {
  292. band = 2;
  293. }
  294. mode = 6;
  295. cp = 1;
  296. /* high band */
  297. } else if (tuner_frequency < 662000000) {
  298. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  299. band = 12;
  300. } else {
  301. band = 4;
  302. }
  303. mode = 7;
  304. cp = 0;
  305. } else if (tuner_frequency < 840000000) {
  306. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  307. band = 12;
  308. } else {
  309. band = 4;
  310. }
  311. mode = 6;
  312. cp = 1;
  313. } else {
  314. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  315. band = 12;
  316. } else {
  317. band = 4;
  318. }
  319. mode = 7;
  320. cp = 1;
  321. }
  322. /* calculate divisor */
  323. /* ((36166000 + Finput) / 166666) rounded! */
  324. divider = (tuner_frequency + 83333) / 166667;
  325. /* setup tuner buffer */
  326. tuner_buf[0] = (divider >> 8) & 0x7f;
  327. tuner_buf[1] = divider & 0xff;
  328. tuner_buf[2] = 0x80 | (cp << 6) | (mode << 3) | 4;
  329. tuner_buf[3] = 0x40 | band;
  330. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  331. return -EIO;
  332. return 0;
  333. }
  334. #ifdef HAVE_TDA1004X
  335. static struct tda1004x_config medion_cardbus = {
  336. .demod_address = 0x08,
  337. .invert = 1,
  338. .invert_oclk = 0,
  339. .xtal_freq = TDA10046_XTAL_16M,
  340. .agc_config = TDA10046_AGC_IFO_AUTO_NEG,
  341. .if_freq = TDA10046_FREQ_3613,
  342. .pll_init = philips_fmd1216_pll_init,
  343. .pll_set = philips_fmd1216_pll_set,
  344. .pll_sleep = philips_fmd1216_analog,
  345. .request_firmware = NULL,
  346. };
  347. #endif
  348. /* ------------------------------------------------------------------ */
  349. struct tda827x_data {
  350. u32 lomax;
  351. u8 spd;
  352. u8 bs;
  353. u8 bp;
  354. u8 cp;
  355. u8 gc3;
  356. u8 div1p5;
  357. };
  358. static struct tda827x_data tda827x_dvbt[] = {
  359. { .lomax = 62000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  360. { .lomax = 66000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  361. { .lomax = 76000000, .spd = 3, .bs = 1, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  362. { .lomax = 84000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  363. { .lomax = 93000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  364. { .lomax = 98000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  365. { .lomax = 109000000, .spd = 3, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  366. { .lomax = 123000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  367. { .lomax = 133000000, .spd = 2, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  368. { .lomax = 151000000, .spd = 2, .bs = 1, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  369. { .lomax = 154000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  370. { .lomax = 181000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 0, .div1p5 = 0},
  371. { .lomax = 185000000, .spd = 2, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  372. { .lomax = 217000000, .spd = 2, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  373. { .lomax = 244000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  374. { .lomax = 265000000, .spd = 1, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  375. { .lomax = 302000000, .spd = 1, .bs = 1, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  376. { .lomax = 324000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  377. { .lomax = 370000000, .spd = 1, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  378. { .lomax = 454000000, .spd = 1, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  379. { .lomax = 493000000, .spd = 0, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  380. { .lomax = 530000000, .spd = 0, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  381. { .lomax = 554000000, .spd = 0, .bs = 1, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  382. { .lomax = 604000000, .spd = 0, .bs = 1, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  383. { .lomax = 696000000, .spd = 0, .bs = 2, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  384. { .lomax = 740000000, .spd = 0, .bs = 2, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  385. { .lomax = 820000000, .spd = 0, .bs = 3, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  386. { .lomax = 865000000, .spd = 0, .bs = 3, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  387. { .lomax = 0, .spd = 0, .bs = 0, .bp = 0, .cp = 0, .gc3 = 0, .div1p5 = 0}
  388. };
  389. static int philips_tda827x_pll_init(struct dvb_frontend *fe)
  390. {
  391. return 0;
  392. }
  393. static int philips_tda827x_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  394. {
  395. struct saa7134_dev *dev = fe->dvb->priv;
  396. u8 tuner_buf[14];
  397. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,
  398. .len = sizeof(tuner_buf) };
  399. int i, tuner_freq, if_freq;
  400. u32 N;
  401. switch (params->u.ofdm.bandwidth) {
  402. case BANDWIDTH_6_MHZ:
  403. if_freq = 4000000;
  404. break;
  405. case BANDWIDTH_7_MHZ:
  406. if_freq = 4500000;
  407. break;
  408. default: /* 8 MHz or Auto */
  409. if_freq = 5000000;
  410. break;
  411. }
  412. tuner_freq = params->frequency + if_freq;
  413. i = 0;
  414. while (tda827x_dvbt[i].lomax < tuner_freq) {
  415. if(tda827x_dvbt[i + 1].lomax == 0)
  416. break;
  417. i++;
  418. }
  419. N = ((tuner_freq + 125000) / 250000) << (tda827x_dvbt[i].spd + 2);
  420. tuner_buf[0] = 0;
  421. tuner_buf[1] = (N>>8) | 0x40;
  422. tuner_buf[2] = N & 0xff;
  423. tuner_buf[3] = 0;
  424. tuner_buf[4] = 0x52;
  425. tuner_buf[5] = (tda827x_dvbt[i].spd << 6) + (tda827x_dvbt[i].div1p5 << 5) +
  426. (tda827x_dvbt[i].bs << 3) + tda827x_dvbt[i].bp;
  427. tuner_buf[6] = (tda827x_dvbt[i].gc3 << 4) + 0x8f;
  428. tuner_buf[7] = 0xbf;
  429. tuner_buf[8] = 0x2a;
  430. tuner_buf[9] = 0x05;
  431. tuner_buf[10] = 0xff;
  432. tuner_buf[11] = 0x00;
  433. tuner_buf[12] = 0x00;
  434. tuner_buf[13] = 0x40;
  435. tuner_msg.len = 14;
  436. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  437. return -EIO;
  438. msleep(500);
  439. /* correct CP value */
  440. tuner_buf[0] = 0x30;
  441. tuner_buf[1] = 0x50 + tda827x_dvbt[i].cp;
  442. tuner_msg.len = 2;
  443. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  444. return 0;
  445. }
  446. static void philips_tda827x_pll_sleep(struct dvb_frontend *fe)
  447. {
  448. struct saa7134_dev *dev = fe->dvb->priv;
  449. static u8 tda827x_sleep[] = { 0x30, 0xd0};
  450. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tda827x_sleep,
  451. .len = sizeof(tda827x_sleep) };
  452. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  453. }
  454. static struct tda1004x_config tda827x_lifeview_config = {
  455. .demod_address = 0x08,
  456. .invert = 1,
  457. .invert_oclk = 0,
  458. .xtal_freq = TDA10046_XTAL_16M,
  459. .agc_config = TDA10046_AGC_TDA827X,
  460. .if_freq = TDA10046_FREQ_045,
  461. .pll_init = philips_tda827x_pll_init,
  462. .pll_set = philips_tda827x_pll_set,
  463. .pll_sleep = philips_tda827x_pll_sleep,
  464. .request_firmware = NULL,
  465. };
  466. #endif
  467. /* ------------------------------------------------------------------ */
  468. static int dvb_init(struct saa7134_dev *dev)
  469. {
  470. /* init struct videobuf_dvb */
  471. dev->ts.nr_bufs = 32;
  472. dev->ts.nr_packets = 32*4;
  473. dev->dvb.name = dev->name;
  474. videobuf_queue_init(&dev->dvb.dvbq, &saa7134_ts_qops,
  475. dev->pci, &dev->slock,
  476. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  477. V4L2_FIELD_ALTERNATE,
  478. sizeof(struct saa7134_buf),
  479. dev);
  480. switch (dev->board) {
  481. #ifdef HAVE_MT352
  482. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  483. printk("%s: pinnacle 300i dvb setup\n",dev->name);
  484. dev->dvb.frontend = mt352_attach(&pinnacle_300i,
  485. &dev->i2c_adap);
  486. break;
  487. #endif
  488. #ifdef HAVE_TDA1004X
  489. case SAA7134_BOARD_MD7134:
  490. dev->dvb.frontend = tda10046_attach(&medion_cardbus,
  491. &dev->i2c_adap);
  492. break;
  493. case SAA7134_BOARD_PHILIPS_TOUGH:
  494. dev->dvb.frontend = tda10046_attach(&philips_tu1216_config,
  495. &dev->i2c_adap);
  496. break;
  497. case SAA7134_BOARD_FLYDVBTDUO:
  498. dev->dvb.frontend = tda10046_attach(&tda827x_lifeview_config,
  499. &dev->i2c_adap);
  500. break;
  501. case SAA7134_BOARD_THYPHOON_DVBT_DUO_CARDBUS:
  502. dev->dvb.frontend = tda10046_attach(&tda827x_lifeview_config,
  503. &dev->i2c_adap);
  504. break;
  505. #endif
  506. default:
  507. printk("%s: Huh? unknown DVB card?\n",dev->name);
  508. break;
  509. }
  510. if (NULL == dev->dvb.frontend) {
  511. printk("%s: frontend initialization failed\n",dev->name);
  512. return -1;
  513. }
  514. /* register everything else */
  515. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev);
  516. }
  517. static int dvb_fini(struct saa7134_dev *dev)
  518. {
  519. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  520. switch (dev->board) {
  521. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  522. /* otherwise we don't detect the tuner on next insmod */
  523. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  524. break;
  525. };
  526. videobuf_dvb_unregister(&dev->dvb);
  527. return 0;
  528. }
  529. static struct saa7134_mpeg_ops dvb_ops = {
  530. .type = SAA7134_MPEG_DVB,
  531. .init = dvb_init,
  532. .fini = dvb_fini,
  533. };
  534. static int __init dvb_register(void)
  535. {
  536. return saa7134_ts_register(&dvb_ops);
  537. }
  538. static void __exit dvb_unregister(void)
  539. {
  540. saa7134_ts_unregister(&dvb_ops);
  541. }
  542. module_init(dvb_register);
  543. module_exit(dvb_unregister);
  544. /* ------------------------------------------------------------------ */
  545. /*
  546. * Local variables:
  547. * c-basic-offset: 8
  548. * End:
  549. */