irq_imask.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /* $Id: irq_imask.c,v 1.1.2.1 2002/11/17 10:53:43 mrbrown Exp $
  2. *
  3. * linux/arch/sh/kernel/irq_imask.c
  4. *
  5. * Copyright (C) 1999, 2000 Niibe Yutaka
  6. *
  7. * Simple interrupt handling using IMASK of SR register.
  8. *
  9. */
  10. /* NOTE: Will not work on level 15 */
  11. #include <linux/ptrace.h>
  12. #include <linux/errno.h>
  13. #include <linux/kernel_stat.h>
  14. #include <linux/signal.h>
  15. #include <linux/sched.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/init.h>
  18. #include <linux/bitops.h>
  19. #include <asm/system.h>
  20. #include <asm/irq.h>
  21. #include <linux/spinlock.h>
  22. #include <linux/cache.h>
  23. #include <linux/irq.h>
  24. /* Bitmap of IRQ masked */
  25. static unsigned long imask_mask = 0x7fff;
  26. static int interrupt_priority = 0;
  27. static void enable_imask_irq(unsigned int irq);
  28. static void disable_imask_irq(unsigned int irq);
  29. static void shutdown_imask_irq(unsigned int irq);
  30. static void mask_and_ack_imask(unsigned int);
  31. static void end_imask_irq(unsigned int irq);
  32. #define IMASK_PRIORITY 15
  33. static unsigned int startup_imask_irq(unsigned int irq)
  34. {
  35. /* Nothing to do */
  36. return 0; /* never anything pending */
  37. }
  38. static struct hw_interrupt_type imask_irq_type = {
  39. "SR.IMASK",
  40. startup_imask_irq,
  41. shutdown_imask_irq,
  42. enable_imask_irq,
  43. disable_imask_irq,
  44. mask_and_ack_imask,
  45. end_imask_irq
  46. };
  47. void static inline set_interrupt_registers(int ip)
  48. {
  49. unsigned long __dummy;
  50. asm volatile("ldc %2, r6_bank\n\t"
  51. "stc sr, %0\n\t"
  52. "and #0xf0, %0\n\t"
  53. "shlr2 %0\n\t"
  54. "cmp/eq #0x3c, %0\n\t"
  55. "bt/s 1f ! CLI-ed\n\t"
  56. " stc sr, %0\n\t"
  57. "and %1, %0\n\t"
  58. "or %2, %0\n\t"
  59. "ldc %0, sr\n"
  60. "1:"
  61. : "=&z" (__dummy)
  62. : "r" (~0xf0), "r" (ip << 4)
  63. : "t");
  64. }
  65. static void disable_imask_irq(unsigned int irq)
  66. {
  67. clear_bit(irq, &imask_mask);
  68. if (interrupt_priority < IMASK_PRIORITY - irq)
  69. interrupt_priority = IMASK_PRIORITY - irq;
  70. set_interrupt_registers(interrupt_priority);
  71. }
  72. static void enable_imask_irq(unsigned int irq)
  73. {
  74. set_bit(irq, &imask_mask);
  75. interrupt_priority = IMASK_PRIORITY - ffz(imask_mask);
  76. set_interrupt_registers(interrupt_priority);
  77. }
  78. static void mask_and_ack_imask(unsigned int irq)
  79. {
  80. disable_imask_irq(irq);
  81. }
  82. static void end_imask_irq(unsigned int irq)
  83. {
  84. if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
  85. enable_imask_irq(irq);
  86. }
  87. static void shutdown_imask_irq(unsigned int irq)
  88. {
  89. /* Nothing to do */
  90. }
  91. void make_imask_irq(unsigned int irq)
  92. {
  93. disable_irq_nosync(irq);
  94. irq_desc[irq].handler = &imask_irq_type;
  95. enable_irq(irq);
  96. }