ipic.h 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /*
  2. * arch/ppc/kernel/ipic.h
  3. *
  4. * IPIC private definitions and structure.
  5. *
  6. * Maintainer: Kumar Gala <kumar.gala@freescale.com>
  7. *
  8. * Copyright 2005 Freescale Semiconductor, Inc
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. */
  15. #ifndef __IPIC_H__
  16. #define __IPIC_H__
  17. #include <asm/ipic.h>
  18. #define MPC83xx_IPIC_SIZE (0x00100)
  19. /* System Global Interrupt Configuration Register */
  20. #define SICFR_IPSA 0x00010000
  21. #define SICFR_IPSD 0x00080000
  22. #define SICFR_MPSA 0x00200000
  23. #define SICFR_MPSB 0x00400000
  24. /* System External Interrupt Mask Register */
  25. #define SEMSR_SIRQ0 0x00008000
  26. /* System Error Control Register */
  27. #define SERCR_MCPR 0x00000001
  28. struct ipic {
  29. volatile u32 __iomem *regs;
  30. unsigned int irq_offset;
  31. };
  32. struct ipic_info {
  33. u8 pend; /* pending register offset from base */
  34. u8 mask; /* mask register offset from base */
  35. u8 prio; /* priority register offset from base */
  36. u8 force; /* force register offset from base */
  37. u8 bit; /* register bit position (as per doc)
  38. bit mask = 1 << (31 - bit) */
  39. u8 prio_mask; /* priority mask value */
  40. };
  41. #endif /* __IPIC_H__ */