apus_pci.h 955 B

12345678910111213141516171819202122232425262728293031323334
  1. /*
  2. * Phase5 CybervisionPPC (TVP4020) definitions for the Permedia2 framebuffer
  3. * driver.
  4. *
  5. * Copyright (c) 1998-1999 Ilario Nardinocchi (nardinoc@CS.UniBO.IT)
  6. * --------------------------------------------------------------------------
  7. * This file is subject to the terms and conditions of the GNU General Public
  8. * License. See the file README.legal in the main directory of this archive
  9. * for more details.
  10. */
  11. #ifndef APUS_PCI_H
  12. #define APUS_PCI_H
  13. #define CSPPC_PCI_BRIDGE 0xfffe0000
  14. #define CSPPC_BRIDGE_ENDIAN 0x0000
  15. #define CSPPC_BRIDGE_INT 0x0010
  16. #define CVPPC_PCI_CONFIG 0xfffc0000
  17. #define CVPPC_ROM_ADDRESS 0xe2000001
  18. #define CVPPC_REGS_REGION 0xef000000
  19. #define CVPPC_FB_APERTURE_ONE 0xe0000000
  20. #define CVPPC_FB_APERTURE_TWO 0xe1000000
  21. #define CVPPC_FB_SIZE 0x00800000
  22. /* CVPPC_BRIDGE_ENDIAN */
  23. #define CSPPCF_BRIDGE_BIG_ENDIAN 0x02
  24. /* CVPPC_BRIDGE_INT */
  25. #define CSPPCF_BRIDGE_ACTIVE_INT2 0x01
  26. #endif /* APUS_PCI_H */