sbc85xx.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * arch/ppc/platforms/85xx/sbc85xx.h
  3. *
  4. * WindRiver PowerQUICC III SBC85xx common board definitions
  5. *
  6. * Copyright 2003 Motorola Inc.
  7. * Copyright 2004 Red Hat, Inc.
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. *
  14. */
  15. #ifndef __PLATFORMS_85XX_SBC85XX_H__
  16. #define __PLATFORMS_85XX_SBC85XX_H__
  17. #include <linux/config.h>
  18. #include <linux/init.h>
  19. #include <linux/seq_file.h>
  20. #include <asm/ppcboot.h>
  21. #define BOARD_CCSRBAR ((uint)0xff700000)
  22. #define CCSRBAR_SIZE ((uint)1024*1024)
  23. #define BCSR_ADDR ((uint)0xfc000000)
  24. #define BCSR_SIZE ((uint)(16 * 1024 * 1024))
  25. #define UARTA_ADDR (BCSR_ADDR + 0x00700000)
  26. #define UARTB_ADDR (BCSR_ADDR + 0x00800000)
  27. #define RTC_DEVICE_ADDR (BCSR_ADDR + 0x00900000)
  28. #define EEPROM_ADDR (BCSR_ADDR + 0x00b00000)
  29. extern int sbc8560_show_cpuinfo(struct seq_file *m);
  30. extern void sbc8560_init_IRQ(void) __init;
  31. /* PCI interrupt controller */
  32. #define PIRQA MPC85xx_IRQ_EXT1
  33. #define PIRQB MPC85xx_IRQ_EXT2
  34. #define PIRQC MPC85xx_IRQ_EXT3
  35. #define PIRQD MPC85xx_IRQ_EXT4
  36. #define MPC85XX_PCI1_LOWER_IO 0x00000000
  37. #define MPC85XX_PCI1_UPPER_IO 0x00ffffff
  38. #define MPC85XX_PCI1_LOWER_MEM 0x80000000
  39. #define MPC85XX_PCI1_UPPER_MEM 0x9fffffff
  40. #define MPC85XX_PCI1_IO_BASE 0xe2000000
  41. #define MPC85XX_PCI1_MEM_OFFSET 0x00000000
  42. #define MPC85XX_PCI1_IO_SIZE 0x01000000
  43. #endif /* __PLATFORMS_85XX_SBC85XX_H__ */