sycamore.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /*
  2. * arch/ppc/platforms/4xx/sycamore.h
  3. *
  4. * Macros, definitions, and data structures specific to the IBM PowerPC
  5. * 405GPr "Sycamore" evaluation board.
  6. *
  7. * Author: Armin Kuster <akuster@mvista.com>
  8. *
  9. * 2000 (c) MontaVista, Software, Inc. This file is licensed under
  10. * the terms of the GNU General Public License version 2. This program
  11. * is licensed "as is" without any warranty of any kind, whether express
  12. * or implied.
  13. */
  14. #ifdef __KERNEL__
  15. #ifndef __ASM_SYCAMORE_H__
  16. #define __ASM_SYCAMORE_H__
  17. #include <platforms/4xx/ibm405gpr.h>
  18. #ifndef __ASSEMBLY__
  19. /*
  20. * Data structure defining board information maintained by the boot
  21. * ROM on IBM's "Sycamore" evaluation board. An effort has been made to
  22. * keep the field names consistent with the 8xx 'bd_t' board info
  23. * structures.
  24. */
  25. typedef struct board_info {
  26. unsigned char bi_s_version[4]; /* Version of this structure */
  27. unsigned char bi_r_version[30]; /* Version of the IBM ROM */
  28. unsigned int bi_memsize; /* DRAM installed, in bytes */
  29. unsigned char bi_enetaddr[6]; /* Local Ethernet MAC address */
  30. unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */
  31. unsigned int bi_intfreq; /* Processor speed, in Hz */
  32. unsigned int bi_busfreq; /* PLB Bus speed, in Hz */
  33. unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */
  34. } bd_t;
  35. /* Some 4xx parts use a different timebase frequency from the internal clock.
  36. */
  37. #define bi_tbfreq bi_intfreq
  38. /* Memory map for the IBM "Sycamore" 405GP evaluation board.
  39. * Generic 4xx plus RTC.
  40. */
  41. extern void *sycamore_rtc_base;
  42. #define SYCAMORE_RTC_PADDR ((uint)0xf0000000)
  43. #define SYCAMORE_RTC_VADDR SYCAMORE_RTC_PADDR
  44. #define SYCAMORE_RTC_SIZE ((uint)8*1024)
  45. #ifdef CONFIG_PPC405GP_INTERNAL_CLOCK
  46. #define BASE_BAUD 201600
  47. #else
  48. #define BASE_BAUD 691200
  49. #endif
  50. #define SYCAMORE_PS2_BASE 0xF0100000
  51. #define SYCAMORE_FPGA_BASE 0xF0300000
  52. #define PPC4xx_MACHINE_NAME "IBM Sycamore"
  53. #endif /* !__ASSEMBLY__ */
  54. #endif /* __ASM_SYCAMORE_H__ */
  55. #endif /* __KERNEL__ */