ebony.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*
  2. * arch/ppc/platforms/ebony.h
  3. *
  4. * Ebony board definitions
  5. *
  6. * Matt Porter <mporter@mvista.com>
  7. *
  8. * Copyright 2002 MontaVista Software Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. */
  15. #ifdef __KERNEL__
  16. #ifndef __ASM_EBONY_H__
  17. #define __ASM_EBONY_H__
  18. #include <linux/config.h>
  19. #include <platforms/4xx/ibm440gp.h>
  20. /* F/W TLB mapping used in bootloader glue to reset EMAC */
  21. #define PPC44x_EMAC0_MR0 0xE0000800
  22. /* Where to find the MAC info */
  23. #define EBONY_OPENBIOS_MAC_BASE 0xfffffe0c
  24. #define EBONY_OPENBIOS_MAC_OFFSET 0x0c
  25. /* Default clock rates for Rev. B and Rev. C silicon */
  26. #define EBONY_440GP_RB_SYSCLK 33000000
  27. #define EBONY_440GP_RC_SYSCLK 400000000
  28. /* RTC/NVRAM location */
  29. #define EBONY_RTC_ADDR 0x0000000148000000ULL
  30. #define EBONY_RTC_SIZE 0x2000
  31. /* Flash */
  32. #define EBONY_FPGA_ADDR 0x0000000148300000ULL
  33. #define EBONY_BOOT_SMALL_FLASH(x) (x & 0x20)
  34. #define EBONY_ONBRD_FLASH_EN(x) (x & 0x02)
  35. #define EBONY_FLASH_SEL(x) (x & 0x01)
  36. #define EBONY_SMALL_FLASH_LOW1 0x00000001ff800000ULL
  37. #define EBONY_SMALL_FLASH_LOW2 0x00000001ff880000ULL
  38. #define EBONY_SMALL_FLASH_HIGH1 0x00000001fff00000ULL
  39. #define EBONY_SMALL_FLASH_HIGH2 0x00000001fff80000ULL
  40. #define EBONY_SMALL_FLASH_SIZE 0x80000
  41. #define EBONY_LARGE_FLASH_LOW 0x00000001ff800000ULL
  42. #define EBONY_LARGE_FLASH_HIGH 0x00000001ffc00000ULL
  43. #define EBONY_LARGE_FLASH_SIZE 0x400000
  44. #define EBONY_SMALL_FLASH_BASE 0x00000001fff80000ULL
  45. #define EBONY_LARGE_FLASH_BASE 0x00000001ff800000ULL
  46. /*
  47. * Serial port defines
  48. */
  49. #if defined(__BOOTER__)
  50. /* OpenBIOS defined UART mappings, used by bootloader shim */
  51. #define UART0_IO_BASE 0xE0000200
  52. #define UART1_IO_BASE 0xE0000300
  53. #else
  54. /* head_44x.S created UART mapping, used before early_serial_setup.
  55. * We cannot use default OpenBIOS UART mappings because they
  56. * don't work for configurations with more than 512M RAM. --ebs
  57. */
  58. #define UART0_IO_BASE 0xF0000200
  59. #define UART1_IO_BASE 0xF0000300
  60. #endif
  61. /* external Epson SG-615P */
  62. #define BASE_BAUD 691200
  63. #define STD_UART_OP(num) \
  64. { 0, BASE_BAUD, 0, UART##num##_INT, \
  65. (ASYNC_BOOT_AUTOCONF | ASYNC_SKIP_TEST), \
  66. iomem_base: (void*)UART##num##_IO_BASE, \
  67. io_type: SERIAL_IO_MEM},
  68. #define SERIAL_PORT_DFNS \
  69. STD_UART_OP(0) \
  70. STD_UART_OP(1)
  71. /* PCI support */
  72. #define EBONY_PCI_LOWER_IO 0x00000000
  73. #define EBONY_PCI_UPPER_IO 0x0000ffff
  74. #define EBONY_PCI_LOWER_MEM 0x80002000
  75. #define EBONY_PCI_UPPER_MEM 0xffffefff
  76. #define EBONY_PCI_CFGREGS_BASE 0x000000020ec00000
  77. #define EBONY_PCI_CFGA_PLB32 0x0ec00000
  78. #define EBONY_PCI_CFGD_PLB32 0x0ec00004
  79. #define EBONY_PCI_IO_BASE 0x0000000208000000ULL
  80. #define EBONY_PCI_IO_SIZE 0x00010000
  81. #define EBONY_PCI_MEM_OFFSET 0x00000000
  82. #endif /* __ASM_EBONY_H__ */
  83. #endif /* __KERNEL__ */