cpci405.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. /*
  2. * arch/ppc/platforms/cpci405.c
  3. *
  4. * Board setup routines for the esd CPCI-405 cPCI Board.
  5. *
  6. * Author: Stefan Roese
  7. * stefan.roese@esd-electronics.com
  8. *
  9. * Copyright 2001 esd electronic system design - hannover germany
  10. *
  11. * This program is free software; you can redistribute it and/or modify it
  12. * under the terms of the GNU General Public License as published by the
  13. * Free Software Foundation; either version 2 of the License, or (at your
  14. * option) any later version.
  15. *
  16. */
  17. #include <linux/config.h>
  18. #include <linux/init.h>
  19. #include <linux/pci.h>
  20. #include <asm/system.h>
  21. #include <asm/pci-bridge.h>
  22. #include <asm/machdep.h>
  23. #include <asm/todc.h>
  24. #include <asm/ocp.h>
  25. void *cpci405_nvram;
  26. /*
  27. * Some IRQs unique to CPCI-405.
  28. */
  29. int __init
  30. ppc405_map_irq(struct pci_dev *dev, unsigned char idsel, unsigned char pin)
  31. {
  32. static char pci_irq_table[][4] =
  33. /*
  34. * PCI IDSEL/INTPIN->INTLINE
  35. * A B C D
  36. */
  37. {
  38. {28, 28, 28, 28}, /* IDSEL 15 - cPCI slot 8 */
  39. {29, 29, 29, 29}, /* IDSEL 16 - cPCI slot 7 */
  40. {30, 30, 30, 30}, /* IDSEL 17 - cPCI slot 6 */
  41. {27, 27, 27, 27}, /* IDSEL 18 - cPCI slot 5 */
  42. {28, 28, 28, 28}, /* IDSEL 19 - cPCI slot 4 */
  43. {29, 29, 29, 29}, /* IDSEL 20 - cPCI slot 3 */
  44. {30, 30, 30, 30}, /* IDSEL 21 - cPCI slot 2 */
  45. };
  46. const long min_idsel = 15, max_idsel = 21, irqs_per_slot = 4;
  47. return PCI_IRQ_TABLE_LOOKUP;
  48. };
  49. void __init
  50. cpci405_setup_arch(void)
  51. {
  52. ppc4xx_setup_arch();
  53. ibm_ocp_set_emac(0, 0);
  54. TODC_INIT(TODC_TYPE_MK48T35, cpci405_nvram, cpci405_nvram, cpci405_nvram, 8);
  55. }
  56. void __init
  57. cpci405_map_io(void)
  58. {
  59. ppc4xx_map_io();
  60. cpci405_nvram = ioremap(CPCI405_NVRAM_PADDR, CPCI405_NVRAM_SIZE);
  61. }
  62. void __init
  63. platform_init(unsigned long r3, unsigned long r4, unsigned long r5,
  64. unsigned long r6, unsigned long r7)
  65. {
  66. ppc4xx_init(r3, r4, r5, r6, r7);
  67. ppc_md.setup_arch = cpci405_setup_arch;
  68. ppc_md.setup_io_mappings = cpci405_map_io;
  69. ppc_md.time_init = todc_time_init;
  70. ppc_md.set_rtc_time = todc_set_rtc_time;
  71. ppc_md.get_rtc_time = todc_get_rtc_time;
  72. ppc_md.nvram_read_val = todc_direct_read_val;
  73. ppc_md.nvram_write_val = todc_direct_write_val;
  74. }