sead_int.c 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /*
  2. * Carsten Langgaard, carstenl@mips.com
  3. * Copyright (C) 2002 MIPS Technologies, Inc. All rights reserved.
  4. * Copyright (C) 2003 Ralf Baechle (ralf@linux-mips.org)
  5. *
  6. * This program is free software; you can distribute it and/or modify it
  7. * under the terms of the GNU General Public License (Version 2) as
  8. * published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  13. * for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along
  16. * with this program; if not, write to the Free Software Foundation, Inc.,
  17. * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
  18. *
  19. * Routines for generic manipulation of the interrupts found on the MIPS
  20. * Sead board.
  21. */
  22. #include <linux/init.h>
  23. #include <linux/irq.h>
  24. #include <linux/interrupt.h>
  25. #include <asm/mips-boards/seadint.h>
  26. extern asmlinkage void mipsIRQ(void);
  27. asmlinkage void sead_hw0_irqdispatch(struct pt_regs *regs)
  28. {
  29. do_IRQ(SEADINT_UART0, regs);
  30. }
  31. asmlinkage void sead_hw1_irqdispatch(struct pt_regs *regs)
  32. {
  33. do_IRQ(SEADINT_UART1, regs);
  34. }
  35. void __init arch_init_irq(void)
  36. {
  37. /*
  38. * Mask out all interrupt
  39. */
  40. clear_c0_status(0x0000ff00);
  41. /* Now safe to set the exception vector. */
  42. set_except_vector(0, mipsIRQ);
  43. mips_cpu_irq_init(0);
  44. }