fiq.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202
  1. /*
  2. * linux/arch/arm26/kernel/fiq.c
  3. *
  4. * Copyright (C) 1998 Russell King
  5. * Copyright (C) 1998, 1999 Phil Blundell
  6. * Copyright (C) 2003 Ian Molton
  7. *
  8. * FIQ support written by Philip Blundell <philb@gnu.org>, 1998.
  9. *
  10. * FIQ support re-written by Russell King to be more generic
  11. *
  12. * We now properly support a method by which the FIQ handlers can
  13. * be stacked onto the vector. We still do not support sharing
  14. * the FIQ vector itself.
  15. *
  16. * Operation is as follows:
  17. * 1. Owner A claims FIQ:
  18. * - default_fiq relinquishes control.
  19. * 2. Owner A:
  20. * - inserts code.
  21. * - sets any registers,
  22. * - enables FIQ.
  23. * 3. Owner B claims FIQ:
  24. * - if owner A has a relinquish function.
  25. * - disable FIQs.
  26. * - saves any registers.
  27. * - returns zero.
  28. * 4. Owner B:
  29. * - inserts code.
  30. * - sets any registers,
  31. * - enables FIQ.
  32. * 5. Owner B releases FIQ:
  33. * - Owner A is asked to reacquire FIQ:
  34. * - inserts code.
  35. * - restores saved registers.
  36. * - enables FIQ.
  37. * 6. Goto 3
  38. */
  39. #include <linux/config.h>
  40. #include <linux/module.h>
  41. #include <linux/mm.h>
  42. #include <linux/mman.h>
  43. #include <linux/init.h>
  44. #include <linux/seq_file.h>
  45. #include <asm/fiq.h>
  46. #include <asm/io.h>
  47. #include <asm/irq.h>
  48. #include <asm/pgalloc.h>
  49. #include <asm/system.h>
  50. #include <asm/uaccess.h>
  51. #define FIQ_VECTOR (vectors_base() + 0x1c)
  52. static unsigned long no_fiq_insn;
  53. #define unprotect_page_0()
  54. #define protect_page_0()
  55. /* Default reacquire function
  56. * - we always relinquish FIQ control
  57. * - we always reacquire FIQ control
  58. */
  59. static int fiq_def_op(void *ref, int relinquish)
  60. {
  61. if (!relinquish) {
  62. unprotect_page_0();
  63. *(unsigned long *)FIQ_VECTOR = no_fiq_insn;
  64. protect_page_0();
  65. }
  66. return 0;
  67. }
  68. static struct fiq_handler default_owner = {
  69. .name = "default",
  70. .fiq_op = fiq_def_op,
  71. };
  72. static struct fiq_handler *current_fiq = &default_owner;
  73. int show_fiq_list(struct seq_file *p, void *v)
  74. {
  75. if (current_fiq != &default_owner)
  76. seq_printf(p, "FIQ: %s\n", current_fiq->name);
  77. return 0;
  78. }
  79. void set_fiq_handler(void *start, unsigned int length)
  80. {
  81. unprotect_page_0();
  82. memcpy((void *)FIQ_VECTOR, start, length);
  83. protect_page_0();
  84. }
  85. /*
  86. * Taking an interrupt in FIQ mode is death, so both these functions
  87. * disable irqs for the duration.
  88. */
  89. void set_fiq_regs(struct pt_regs *regs)
  90. {
  91. register unsigned long tmp, tmp2;
  92. __asm__ volatile (
  93. "mov %0, pc
  94. bic %1, %0, #0x3
  95. orr %1, %1, %3
  96. teqp %1, #0 @ select FIQ mode
  97. mov r0, r0
  98. ldmia %2, {r8 - r14}
  99. teqp %0, #0 @ return to SVC mode
  100. mov r0, r0"
  101. : "=&r" (tmp), "=&r" (tmp2)
  102. : "r" (&regs->ARM_r8), "I" (PSR_I_BIT | PSR_F_BIT | MODE_FIQ26)
  103. /* These registers aren't modified by the above code in a way
  104. visible to the compiler, but we mark them as clobbers anyway
  105. so that GCC won't put any of the input or output operands in
  106. them. */
  107. : "r8", "r9", "r10", "r11", "r12", "r13", "r14");
  108. }
  109. void get_fiq_regs(struct pt_regs *regs)
  110. {
  111. register unsigned long tmp, tmp2;
  112. __asm__ volatile (
  113. "mov %0, pc
  114. bic %1, %0, #0x3
  115. orr %1, %1, %3
  116. teqp %1, #0 @ select FIQ mode
  117. mov r0, r0
  118. stmia %2, {r8 - r14}
  119. teqp %0, #0 @ return to SVC mode
  120. mov r0, r0"
  121. : "=&r" (tmp), "=&r" (tmp2)
  122. : "r" (&regs->ARM_r8), "I" (PSR_I_BIT | PSR_F_BIT | MODE_FIQ26)
  123. /* These registers aren't modified by the above code in a way
  124. visible to the compiler, but we mark them as clobbers anyway
  125. so that GCC won't put any of the input or output operands in
  126. them. */
  127. : "r8", "r9", "r10", "r11", "r12", "r13", "r14");
  128. }
  129. int claim_fiq(struct fiq_handler *f)
  130. {
  131. int ret = 0;
  132. if (current_fiq) {
  133. ret = -EBUSY;
  134. if (current_fiq->fiq_op != NULL)
  135. ret = current_fiq->fiq_op(current_fiq->dev_id, 1);
  136. }
  137. if (!ret) {
  138. f->next = current_fiq;
  139. current_fiq = f;
  140. }
  141. return ret;
  142. }
  143. void release_fiq(struct fiq_handler *f)
  144. {
  145. if (current_fiq != f) {
  146. printk(KERN_ERR "%s FIQ trying to release %s FIQ\n",
  147. f->name, current_fiq->name);
  148. #ifdef CONFIG_DEBUG_ERRORS
  149. __backtrace();
  150. #endif
  151. return;
  152. }
  153. do
  154. current_fiq = current_fiq->next;
  155. while (current_fiq->fiq_op(current_fiq->dev_id, 0));
  156. }
  157. void enable_fiq(int fiq)
  158. {
  159. enable_irq(fiq + FIQ_START);
  160. }
  161. void disable_fiq(int fiq)
  162. {
  163. disable_irq(fiq + FIQ_START);
  164. }
  165. EXPORT_SYMBOL(set_fiq_handler);
  166. EXPORT_SYMBOL(set_fiq_regs);
  167. EXPORT_SYMBOL(get_fiq_regs);
  168. EXPORT_SYMBOL(claim_fiq);
  169. EXPORT_SYMBOL(release_fiq);
  170. EXPORT_SYMBOL(enable_fiq);
  171. EXPORT_SYMBOL(disable_fiq);
  172. void __init init_FIQ(void)
  173. {
  174. no_fiq_insn = *(unsigned long *)FIQ_VECTOR;
  175. set_fs(get_fs());
  176. }