Kconfig 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. if ARCH_IXP4XX
  2. config ARCH_SUPPORTS_BIG_ENDIAN
  3. bool
  4. default y
  5. menu "Intel IXP4xx Implementation Options"
  6. comment "IXP4xx Platforms"
  7. config ARCH_AVILA
  8. bool "Avila"
  9. help
  10. Say 'Y' here if you want your kernel to support the Gateworks
  11. Avila Network Platform. For more information on this platform,
  12. see <file:Documentation/arm/IXP4xx>.
  13. config ARCH_ADI_COYOTE
  14. bool "Coyote"
  15. help
  16. Say 'Y' here if you want your kernel to support the ADI
  17. Engineering Coyote Gateway Reference Platform. For more
  18. information on this platform, see <file:Documentation/arm/IXP4xx>.
  19. config ARCH_IXDP425
  20. bool "IXDP425"
  21. help
  22. Say 'Y' here if you want your kernel to support Intel's
  23. IXDP425 Development Platform (Also known as Richfield).
  24. For more information on this platform, see <file:Documentation/arm/IXP4xx>.
  25. config MACH_IXDPG425
  26. bool "IXDPG425"
  27. help
  28. Say 'Y' here if you want your kernel to support Intel's
  29. IXDPG425 Development Platform (Also known as Montajade).
  30. For more information on this platform, see <file:Documentation/arm/IXP4xx>.
  31. config MACH_IXDP465
  32. bool "IXDP465"
  33. help
  34. Say 'Y' here if you want your kernel to support Intel's
  35. IXDP465 Development Platform (Also known as BMP).
  36. For more information on this platform, see <file:Documentation/arm/IXP4xx>.
  37. #
  38. # IXCDP1100 is the exact same HW as IXDP425, but with a different machine
  39. # number from the bootloader due to marketing monkeys, so we just enable it
  40. # by default if IXDP425 is enabled.
  41. #
  42. config ARCH_IXCDP1100
  43. bool
  44. depends on ARCH_IXDP425
  45. default y
  46. config ARCH_PRPMC1100
  47. bool "PrPMC1100"
  48. help
  49. Say 'Y' here if you want your kernel to support the Motorola
  50. PrPCM1100 Processor Mezanine Module. For more information on
  51. this platform, see <file:Documentation/arm/IXP4xx>.
  52. #
  53. # Avila and IXDP share the same source for now. Will change in future
  54. #
  55. config ARCH_IXDP4XX
  56. bool
  57. depends on ARCH_IXDP425 || ARCH_AVILA || MACH_IXDP465
  58. default y
  59. #
  60. # Certain registers and IRQs are only enabled if supporting IXP465 CPUs
  61. #
  62. config CPU_IXP46X
  63. bool
  64. depends on MACH_IXDP465
  65. default y
  66. config MACH_GTWX5715
  67. bool "Gemtek WX5715 (Linksys WRV54G)"
  68. depends on ARCH_IXP4XX
  69. help
  70. This board is currently inside the Linksys WRV54G Gateways.
  71. IXP425 - 266mhz
  72. 32mb SDRAM
  73. 8mb Flash
  74. miniPCI slot 0 does not have a card connector soldered to the board
  75. miniPCI slot 1 has an ISL3880 802.11g card (Prism54)
  76. npe0 is connected to a Kendin KS8995M Switch (4 ports)
  77. npe1 is the "wan" port
  78. "Console" UART is available on J11 as console
  79. "High Speed" UART is n/c (as far as I can tell)
  80. 20 Pin ARM/Xscale JTAG interface on J2
  81. comment "IXP4xx Options"
  82. config IXP4XX_INDIRECT_PCI
  83. bool "Use indirect PCI memory access"
  84. help
  85. IXP4xx provides two methods of accessing PCI memory space:
  86. 1) A direct mapped window from 0x48000000 to 0x4bffffff (64MB).
  87. To access PCI via this space, we simply ioremap() the BAR
  88. into the kernel and we can use the standard read[bwl]/write[bwl]
  89. macros. This is the preferred method due to speed but it
  90. limits the system to just 64MB of PCI memory. This can be
  91. problamatic if using video cards and other memory-heavy devices.
  92. 2) If > 64MB of memory space is required, the IXP4xx can be
  93. configured to use indirect registers to access PCI This allows
  94. for up to 128MB (0x48000000 to 0x4fffffff) of memory on the bus.
  95. The disadvantadge of this is that every PCI access requires
  96. three local register accesses plus a spinlock, but in some
  97. cases the performance hit is acceptable. In addition, you cannot
  98. mmap() PCI devices in this case due to the indirect nature
  99. of the PCI window.
  100. By default, the direct method is used. Choose this option if you
  101. need to use the indirect method instead. If you don't know
  102. what you need, leave this option unselected.
  103. endmenu
  104. endif