pci.c 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132
  1. /*
  2. * linux/arch/arm/mach-integrator/pci-integrator.c
  3. *
  4. * Copyright (C) 1999 ARM Limited
  5. * Copyright (C) 2000 Deep Blue Solutions Ltd
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  20. *
  21. *
  22. * PCI functions for Integrator
  23. */
  24. #include <linux/kernel.h>
  25. #include <linux/pci.h>
  26. #include <linux/ptrace.h>
  27. #include <linux/interrupt.h>
  28. #include <linux/init.h>
  29. #include <asm/irq.h>
  30. #include <asm/system.h>
  31. #include <asm/mach/pci.h>
  32. #include <asm/mach-types.h>
  33. /*
  34. * A small note about bridges and interrupts. The DECchip 21050 (and
  35. * later) adheres to the PCI-PCI bridge specification. This says that
  36. * the interrupts on the other side of a bridge are swizzled in the
  37. * following manner:
  38. *
  39. * Dev Interrupt Interrupt
  40. * Pin on Pin on
  41. * Device Connector
  42. *
  43. * 4 A A
  44. * B B
  45. * C C
  46. * D D
  47. *
  48. * 5 A B
  49. * B C
  50. * C D
  51. * D A
  52. *
  53. * 6 A C
  54. * B D
  55. * C A
  56. * D B
  57. *
  58. * 7 A D
  59. * B A
  60. * C B
  61. * D C
  62. *
  63. * Where A = pin 1, B = pin 2 and so on and pin=0 = default = A.
  64. * Thus, each swizzle is ((pin-1) + (device#-4)) % 4
  65. *
  66. * The following code swizzles for exactly one bridge.
  67. */
  68. static inline int bridge_swizzle(int pin, unsigned int slot)
  69. {
  70. return (pin + slot) & 3;
  71. }
  72. /*
  73. * This routine handles multiple bridges.
  74. */
  75. static u8 __init integrator_swizzle(struct pci_dev *dev, u8 *pinp)
  76. {
  77. int pin = *pinp;
  78. if (pin == 0)
  79. pin = 1;
  80. pin -= 1;
  81. while (dev->bus->self) {
  82. pin = bridge_swizzle(pin, PCI_SLOT(dev->devfn));
  83. /*
  84. * move up the chain of bridges, swizzling as we go.
  85. */
  86. dev = dev->bus->self;
  87. }
  88. *pinp = pin + 1;
  89. return PCI_SLOT(dev->devfn);
  90. }
  91. static int irq_tab[4] __initdata = {
  92. IRQ_AP_PCIINT0, IRQ_AP_PCIINT1, IRQ_AP_PCIINT2, IRQ_AP_PCIINT3
  93. };
  94. /*
  95. * map the specified device/slot/pin to an IRQ. This works out such
  96. * that slot 9 pin 1 is INT0, pin 2 is INT1, and slot 10 pin 1 is INT1.
  97. */
  98. static int __init integrator_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
  99. {
  100. int intnr = ((slot - 9) + (pin - 1)) & 3;
  101. return irq_tab[intnr];
  102. }
  103. extern void pci_v3_init(void *);
  104. static struct hw_pci integrator_pci __initdata = {
  105. .swizzle = integrator_swizzle,
  106. .map_irq = integrator_map_irq,
  107. .setup = pci_v3_setup,
  108. .nr_controllers = 1,
  109. .scan = pci_v3_scan_bus,
  110. .preinit = pci_v3_preinit,
  111. .postinit = pci_v3_postinit,
  112. };
  113. static int __init integrator_pci_init(void)
  114. {
  115. if (machine_is_integrator())
  116. pci_common_init(&integrator_pci);
  117. return 0;
  118. }
  119. subsys_initcall(integrator_pci_init);