intel_opregion.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870
  1. /*
  2. * Copyright 2008 Intel Corporation <hong.liu@intel.com>
  3. * Copyright 2008 Red Hat <mjg@redhat.com>
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining
  6. * a copy of this software and associated documentation files (the
  7. * "Software"), to deal in the Software without restriction, including
  8. * without limitation the rights to use, copy, modify, merge, publish,
  9. * distribute, sub license, and/or sell copies of the Software, and to
  10. * permit persons to whom the Software is furnished to do so, subject to
  11. * the following conditions:
  12. *
  13. * The above copyright notice and this permission notice (including the
  14. * next paragraph) shall be included in all copies or substantial
  15. * portions of the Software.
  16. *
  17. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  18. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  19. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  20. * NON-INFRINGEMENT. IN NO EVENT SHALL INTEL AND/OR ITS SUPPLIERS BE
  21. * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  22. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  23. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  24. * SOFTWARE.
  25. *
  26. */
  27. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  28. #include <linux/acpi.h>
  29. #include <linux/acpi_io.h>
  30. #include <acpi/video.h>
  31. #include <drm/drmP.h>
  32. #include <drm/i915_drm.h>
  33. #include "i915_drv.h"
  34. #include "intel_drv.h"
  35. #define PCI_ASLE 0xe4
  36. #define PCI_ASLS 0xfc
  37. #define PCI_SWSCI 0xe8
  38. #define PCI_SWSCI_SCISEL (1 << 15)
  39. #define PCI_SWSCI_GSSCIE (1 << 0)
  40. #define OPREGION_HEADER_OFFSET 0
  41. #define OPREGION_ACPI_OFFSET 0x100
  42. #define ACPI_CLID 0x01ac /* current lid state indicator */
  43. #define ACPI_CDCK 0x01b0 /* current docking state indicator */
  44. #define OPREGION_SWSCI_OFFSET 0x200
  45. #define OPREGION_ASLE_OFFSET 0x300
  46. #define OPREGION_VBT_OFFSET 0x400
  47. #define OPREGION_SIGNATURE "IntelGraphicsMem"
  48. #define MBOX_ACPI (1<<0)
  49. #define MBOX_SWSCI (1<<1)
  50. #define MBOX_ASLE (1<<2)
  51. struct opregion_header {
  52. u8 signature[16];
  53. u32 size;
  54. u32 opregion_ver;
  55. u8 bios_ver[32];
  56. u8 vbios_ver[16];
  57. u8 driver_ver[16];
  58. u32 mboxes;
  59. u8 reserved[164];
  60. } __attribute__((packed));
  61. /* OpRegion mailbox #1: public ACPI methods */
  62. struct opregion_acpi {
  63. u32 drdy; /* driver readiness */
  64. u32 csts; /* notification status */
  65. u32 cevt; /* current event */
  66. u8 rsvd1[20];
  67. u32 didl[8]; /* supported display devices ID list */
  68. u32 cpdl[8]; /* currently presented display list */
  69. u32 cadl[8]; /* currently active display list */
  70. u32 nadl[8]; /* next active devices list */
  71. u32 aslp; /* ASL sleep time-out */
  72. u32 tidx; /* toggle table index */
  73. u32 chpd; /* current hotplug enable indicator */
  74. u32 clid; /* current lid state*/
  75. u32 cdck; /* current docking state */
  76. u32 sxsw; /* Sx state resume */
  77. u32 evts; /* ASL supported events */
  78. u32 cnot; /* current OS notification */
  79. u32 nrdy; /* driver status */
  80. u8 rsvd2[60];
  81. } __attribute__((packed));
  82. /* OpRegion mailbox #2: SWSCI */
  83. struct opregion_swsci {
  84. u32 scic; /* SWSCI command|status|data */
  85. u32 parm; /* command parameters */
  86. u32 dslp; /* driver sleep time-out */
  87. u8 rsvd[244];
  88. } __attribute__((packed));
  89. /* OpRegion mailbox #3: ASLE */
  90. struct opregion_asle {
  91. u32 ardy; /* driver readiness */
  92. u32 aslc; /* ASLE interrupt command */
  93. u32 tche; /* technology enabled indicator */
  94. u32 alsi; /* current ALS illuminance reading */
  95. u32 bclp; /* backlight brightness to set */
  96. u32 pfit; /* panel fitting state */
  97. u32 cblv; /* current brightness level */
  98. u16 bclm[20]; /* backlight level duty cycle mapping table */
  99. u32 cpfm; /* current panel fitting mode */
  100. u32 epfm; /* enabled panel fitting modes */
  101. u8 plut[74]; /* panel LUT and identifier */
  102. u32 pfmb; /* PWM freq and min brightness */
  103. u32 cddv; /* color correction default values */
  104. u32 pcft; /* power conservation features */
  105. u32 srot; /* supported rotation angles */
  106. u32 iuer; /* IUER events */
  107. u8 rsvd[86];
  108. } __attribute__((packed));
  109. /* Driver readiness indicator */
  110. #define ASLE_ARDY_READY (1 << 0)
  111. #define ASLE_ARDY_NOT_READY (0 << 0)
  112. /* ASLE Interrupt Command (ASLC) bits */
  113. #define ASLC_SET_ALS_ILLUM (1 << 0)
  114. #define ASLC_SET_BACKLIGHT (1 << 1)
  115. #define ASLC_SET_PFIT (1 << 2)
  116. #define ASLC_SET_PWM_FREQ (1 << 3)
  117. #define ASLC_SUPPORTED_ROTATION_ANGLES (1 << 4)
  118. #define ASLC_BUTTON_ARRAY (1 << 5)
  119. #define ASLC_CONVERTIBLE_INDICATOR (1 << 6)
  120. #define ASLC_DOCKING_INDICATOR (1 << 7)
  121. #define ASLC_ISCT_STATE_CHANGE (1 << 8)
  122. #define ASLC_REQ_MSK 0x1ff
  123. /* response bits */
  124. #define ASLC_ALS_ILLUM_FAILED (1 << 10)
  125. #define ASLC_BACKLIGHT_FAILED (1 << 12)
  126. #define ASLC_PFIT_FAILED (1 << 14)
  127. #define ASLC_PWM_FREQ_FAILED (1 << 16)
  128. #define ASLC_ROTATION_ANGLES_FAILED (1 << 18)
  129. #define ASLC_BUTTON_ARRAY_FAILED (1 << 20)
  130. #define ASLC_CONVERTIBLE_FAILED (1 << 22)
  131. #define ASLC_DOCKING_FAILED (1 << 24)
  132. #define ASLC_ISCT_STATE_FAILED (1 << 26)
  133. /* Technology enabled indicator */
  134. #define ASLE_TCHE_ALS_EN (1 << 0)
  135. #define ASLE_TCHE_BLC_EN (1 << 1)
  136. #define ASLE_TCHE_PFIT_EN (1 << 2)
  137. #define ASLE_TCHE_PFMB_EN (1 << 3)
  138. /* ASLE backlight brightness to set */
  139. #define ASLE_BCLP_VALID (1<<31)
  140. #define ASLE_BCLP_MSK (~(1<<31))
  141. /* ASLE panel fitting request */
  142. #define ASLE_PFIT_VALID (1<<31)
  143. #define ASLE_PFIT_CENTER (1<<0)
  144. #define ASLE_PFIT_STRETCH_TEXT (1<<1)
  145. #define ASLE_PFIT_STRETCH_GFX (1<<2)
  146. /* PWM frequency and minimum brightness */
  147. #define ASLE_PFMB_BRIGHTNESS_MASK (0xff)
  148. #define ASLE_PFMB_BRIGHTNESS_VALID (1<<8)
  149. #define ASLE_PFMB_PWM_MASK (0x7ffffe00)
  150. #define ASLE_PFMB_PWM_VALID (1<<31)
  151. #define ASLE_CBLV_VALID (1<<31)
  152. /* IUER */
  153. #define ASLE_IUER_DOCKING (1 << 7)
  154. #define ASLE_IUER_CONVERTIBLE (1 << 6)
  155. #define ASLE_IUER_ROTATION_LOCK_BTN (1 << 4)
  156. #define ASLE_IUER_VOLUME_DOWN_BTN (1 << 3)
  157. #define ASLE_IUER_VOLUME_UP_BTN (1 << 2)
  158. #define ASLE_IUER_WINDOWS_BTN (1 << 1)
  159. #define ASLE_IUER_POWER_BTN (1 << 0)
  160. /* Software System Control Interrupt (SWSCI) */
  161. #define SWSCI_SCIC_INDICATOR (1 << 0)
  162. #define SWSCI_SCIC_MAIN_FUNCTION_SHIFT 1
  163. #define SWSCI_SCIC_MAIN_FUNCTION_MASK (0xf << 1)
  164. #define SWSCI_SCIC_SUB_FUNCTION_SHIFT 8
  165. #define SWSCI_SCIC_SUB_FUNCTION_MASK (0xff << 8)
  166. #define SWSCI_SCIC_EXIT_PARAMETER_SHIFT 8
  167. #define SWSCI_SCIC_EXIT_PARAMETER_MASK (0xff << 8)
  168. #define SWSCI_SCIC_EXIT_STATUS_SHIFT 5
  169. #define SWSCI_SCIC_EXIT_STATUS_MASK (7 << 5)
  170. #define SWSCI_SCIC_EXIT_STATUS_SUCCESS 1
  171. #define SWSCI_FUNCTION_CODE(main, sub) \
  172. ((main) << SWSCI_SCIC_MAIN_FUNCTION_SHIFT | \
  173. (sub) << SWSCI_SCIC_SUB_FUNCTION_SHIFT)
  174. /* SWSCI: Get BIOS Data (GBDA) */
  175. #define SWSCI_GBDA 4
  176. #define SWSCI_GBDA_SUPPORTED_CALLS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 0)
  177. #define SWSCI_GBDA_REQUESTED_CALLBACKS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 1)
  178. #define SWSCI_GBDA_BOOT_DISPLAY_PREF SWSCI_FUNCTION_CODE(SWSCI_GBDA, 4)
  179. #define SWSCI_GBDA_PANEL_DETAILS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 5)
  180. #define SWSCI_GBDA_TV_STANDARD SWSCI_FUNCTION_CODE(SWSCI_GBDA, 6)
  181. #define SWSCI_GBDA_INTERNAL_GRAPHICS SWSCI_FUNCTION_CODE(SWSCI_GBDA, 7)
  182. #define SWSCI_GBDA_SPREAD_SPECTRUM SWSCI_FUNCTION_CODE(SWSCI_GBDA, 10)
  183. /* SWSCI: System BIOS Callbacks (SBCB) */
  184. #define SWSCI_SBCB 6
  185. #define SWSCI_SBCB_SUPPORTED_CALLBACKS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 0)
  186. #define SWSCI_SBCB_INIT_COMPLETION SWSCI_FUNCTION_CODE(SWSCI_SBCB, 1)
  187. #define SWSCI_SBCB_PRE_HIRES_SET_MODE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 3)
  188. #define SWSCI_SBCB_POST_HIRES_SET_MODE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 4)
  189. #define SWSCI_SBCB_DISPLAY_SWITCH SWSCI_FUNCTION_CODE(SWSCI_SBCB, 5)
  190. #define SWSCI_SBCB_SET_TV_FORMAT SWSCI_FUNCTION_CODE(SWSCI_SBCB, 6)
  191. #define SWSCI_SBCB_ADAPTER_POWER_STATE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 7)
  192. #define SWSCI_SBCB_DISPLAY_POWER_STATE SWSCI_FUNCTION_CODE(SWSCI_SBCB, 8)
  193. #define SWSCI_SBCB_SET_BOOT_DISPLAY SWSCI_FUNCTION_CODE(SWSCI_SBCB, 9)
  194. #define SWSCI_SBCB_SET_PANEL_DETAILS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 10)
  195. #define SWSCI_SBCB_SET_INTERNAL_GFX SWSCI_FUNCTION_CODE(SWSCI_SBCB, 11)
  196. #define SWSCI_SBCB_POST_HIRES_TO_DOS_FS SWSCI_FUNCTION_CODE(SWSCI_SBCB, 16)
  197. #define SWSCI_SBCB_SUSPEND_RESUME SWSCI_FUNCTION_CODE(SWSCI_SBCB, 17)
  198. #define SWSCI_SBCB_SET_SPREAD_SPECTRUM SWSCI_FUNCTION_CODE(SWSCI_SBCB, 18)
  199. #define SWSCI_SBCB_POST_VBE_PM SWSCI_FUNCTION_CODE(SWSCI_SBCB, 19)
  200. #define SWSCI_SBCB_ENABLE_DISABLE_AUDIO SWSCI_FUNCTION_CODE(SWSCI_SBCB, 21)
  201. #define ACPI_OTHER_OUTPUT (0<<8)
  202. #define ACPI_VGA_OUTPUT (1<<8)
  203. #define ACPI_TV_OUTPUT (2<<8)
  204. #define ACPI_DIGITAL_OUTPUT (3<<8)
  205. #define ACPI_LVDS_OUTPUT (4<<8)
  206. #ifdef CONFIG_ACPI
  207. static int swsci(struct drm_device *dev, u32 function, u32 parm, u32 *parm_out)
  208. {
  209. struct drm_i915_private *dev_priv = dev->dev_private;
  210. struct opregion_swsci __iomem *swsci = dev_priv->opregion.swsci;
  211. u32 main_function, sub_function, scic;
  212. u16 pci_swsci;
  213. u32 dslp;
  214. if (!swsci)
  215. return -ENODEV;
  216. main_function = (function & SWSCI_SCIC_MAIN_FUNCTION_MASK) >>
  217. SWSCI_SCIC_MAIN_FUNCTION_SHIFT;
  218. sub_function = (function & SWSCI_SCIC_SUB_FUNCTION_MASK) >>
  219. SWSCI_SCIC_SUB_FUNCTION_SHIFT;
  220. /* Check if we can call the function. See swsci_setup for details. */
  221. if (main_function == SWSCI_SBCB) {
  222. if ((dev_priv->opregion.swsci_sbcb_sub_functions &
  223. (1 << sub_function)) == 0)
  224. return -EINVAL;
  225. } else if (main_function == SWSCI_GBDA) {
  226. if ((dev_priv->opregion.swsci_gbda_sub_functions &
  227. (1 << sub_function)) == 0)
  228. return -EINVAL;
  229. }
  230. /* Driver sleep timeout in ms. */
  231. dslp = ioread32(&swsci->dslp);
  232. if (!dslp) {
  233. /* The spec says 2ms should be the default, but it's too small
  234. * for some machines. */
  235. dslp = 50;
  236. } else if (dslp > 500) {
  237. /* Hey bios, trust must be earned. */
  238. WARN_ONCE(1, "excessive driver sleep timeout (DSPL) %u\n", dslp);
  239. dslp = 500;
  240. }
  241. /* The spec tells us to do this, but we are the only user... */
  242. scic = ioread32(&swsci->scic);
  243. if (scic & SWSCI_SCIC_INDICATOR) {
  244. DRM_DEBUG_DRIVER("SWSCI request already in progress\n");
  245. return -EBUSY;
  246. }
  247. scic = function | SWSCI_SCIC_INDICATOR;
  248. iowrite32(parm, &swsci->parm);
  249. iowrite32(scic, &swsci->scic);
  250. /* Ensure SCI event is selected and event trigger is cleared. */
  251. pci_read_config_word(dev->pdev, PCI_SWSCI, &pci_swsci);
  252. if (!(pci_swsci & PCI_SWSCI_SCISEL) || (pci_swsci & PCI_SWSCI_GSSCIE)) {
  253. pci_swsci |= PCI_SWSCI_SCISEL;
  254. pci_swsci &= ~PCI_SWSCI_GSSCIE;
  255. pci_write_config_word(dev->pdev, PCI_SWSCI, pci_swsci);
  256. }
  257. /* Use event trigger to tell bios to check the mail. */
  258. pci_swsci |= PCI_SWSCI_GSSCIE;
  259. pci_write_config_word(dev->pdev, PCI_SWSCI, pci_swsci);
  260. /* Poll for the result. */
  261. #define C (((scic = ioread32(&swsci->scic)) & SWSCI_SCIC_INDICATOR) == 0)
  262. if (wait_for(C, dslp)) {
  263. DRM_DEBUG_DRIVER("SWSCI request timed out\n");
  264. return -ETIMEDOUT;
  265. }
  266. scic = (scic & SWSCI_SCIC_EXIT_STATUS_MASK) >>
  267. SWSCI_SCIC_EXIT_STATUS_SHIFT;
  268. /* Note: scic == 0 is an error! */
  269. if (scic != SWSCI_SCIC_EXIT_STATUS_SUCCESS) {
  270. DRM_DEBUG_DRIVER("SWSCI request error %u\n", scic);
  271. return -EIO;
  272. }
  273. if (parm_out)
  274. *parm_out = ioread32(&swsci->parm);
  275. return 0;
  276. #undef C
  277. }
  278. #define DISPLAY_TYPE_CRT 0
  279. #define DISPLAY_TYPE_TV 1
  280. #define DISPLAY_TYPE_EXTERNAL_FLAT_PANEL 2
  281. #define DISPLAY_TYPE_INTERNAL_FLAT_PANEL 3
  282. int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder,
  283. bool enable)
  284. {
  285. struct drm_device *dev = intel_encoder->base.dev;
  286. u32 parm = 0;
  287. u32 type = 0;
  288. u32 port;
  289. /* don't care about old stuff for now */
  290. if (!HAS_DDI(dev))
  291. return 0;
  292. port = intel_ddi_get_encoder_port(intel_encoder);
  293. if (port == PORT_E) {
  294. port = 0;
  295. } else {
  296. parm |= 1 << port;
  297. port++;
  298. }
  299. if (!enable)
  300. parm |= 4 << 8;
  301. switch (intel_encoder->type) {
  302. case INTEL_OUTPUT_ANALOG:
  303. type = DISPLAY_TYPE_CRT;
  304. break;
  305. case INTEL_OUTPUT_UNKNOWN:
  306. case INTEL_OUTPUT_DISPLAYPORT:
  307. case INTEL_OUTPUT_HDMI:
  308. type = DISPLAY_TYPE_EXTERNAL_FLAT_PANEL;
  309. break;
  310. case INTEL_OUTPUT_EDP:
  311. type = DISPLAY_TYPE_INTERNAL_FLAT_PANEL;
  312. break;
  313. default:
  314. WARN_ONCE(1, "unsupported intel_encoder type %d\n",
  315. intel_encoder->type);
  316. return -EINVAL;
  317. }
  318. parm |= type << (16 + port * 3);
  319. return swsci(dev, SWSCI_SBCB_DISPLAY_POWER_STATE, parm, NULL);
  320. }
  321. static const struct {
  322. pci_power_t pci_power_state;
  323. u32 parm;
  324. } power_state_map[] = {
  325. { PCI_D0, 0x00 },
  326. { PCI_D1, 0x01 },
  327. { PCI_D2, 0x02 },
  328. { PCI_D3hot, 0x04 },
  329. { PCI_D3cold, 0x04 },
  330. };
  331. int intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state)
  332. {
  333. int i;
  334. if (!HAS_DDI(dev))
  335. return 0;
  336. for (i = 0; i < ARRAY_SIZE(power_state_map); i++) {
  337. if (state == power_state_map[i].pci_power_state)
  338. return swsci(dev, SWSCI_SBCB_ADAPTER_POWER_STATE,
  339. power_state_map[i].parm, NULL);
  340. }
  341. return -EINVAL;
  342. }
  343. static u32 asle_set_backlight(struct drm_device *dev, u32 bclp)
  344. {
  345. struct drm_i915_private *dev_priv = dev->dev_private;
  346. struct opregion_asle __iomem *asle = dev_priv->opregion.asle;
  347. DRM_DEBUG_DRIVER("bclp = 0x%08x\n", bclp);
  348. if (!(bclp & ASLE_BCLP_VALID))
  349. return ASLC_BACKLIGHT_FAILED;
  350. bclp &= ASLE_BCLP_MSK;
  351. if (bclp > 255)
  352. return ASLC_BACKLIGHT_FAILED;
  353. DRM_DEBUG_KMS("updating opregion backlight %d/255\n", bclp);
  354. intel_panel_set_backlight(dev, bclp, 255);
  355. iowrite32(DIV_ROUND_UP(bclp * 100, 255) | ASLE_CBLV_VALID, &asle->cblv);
  356. return 0;
  357. }
  358. static u32 asle_set_als_illum(struct drm_device *dev, u32 alsi)
  359. {
  360. /* alsi is the current ALS reading in lux. 0 indicates below sensor
  361. range, 0xffff indicates above sensor range. 1-0xfffe are valid */
  362. DRM_DEBUG_DRIVER("Illum is not supported\n");
  363. return ASLC_ALS_ILLUM_FAILED;
  364. }
  365. static u32 asle_set_pwm_freq(struct drm_device *dev, u32 pfmb)
  366. {
  367. DRM_DEBUG_DRIVER("PWM freq is not supported\n");
  368. return ASLC_PWM_FREQ_FAILED;
  369. }
  370. static u32 asle_set_pfit(struct drm_device *dev, u32 pfit)
  371. {
  372. /* Panel fitting is currently controlled by the X code, so this is a
  373. noop until modesetting support works fully */
  374. DRM_DEBUG_DRIVER("Pfit is not supported\n");
  375. return ASLC_PFIT_FAILED;
  376. }
  377. static u32 asle_set_supported_rotation_angles(struct drm_device *dev, u32 srot)
  378. {
  379. DRM_DEBUG_DRIVER("SROT is not supported\n");
  380. return ASLC_ROTATION_ANGLES_FAILED;
  381. }
  382. static u32 asle_set_button_array(struct drm_device *dev, u32 iuer)
  383. {
  384. if (!iuer)
  385. DRM_DEBUG_DRIVER("Button array event is not supported (nothing)\n");
  386. if (iuer & ASLE_IUER_ROTATION_LOCK_BTN)
  387. DRM_DEBUG_DRIVER("Button array event is not supported (rotation lock)\n");
  388. if (iuer & ASLE_IUER_VOLUME_DOWN_BTN)
  389. DRM_DEBUG_DRIVER("Button array event is not supported (volume down)\n");
  390. if (iuer & ASLE_IUER_VOLUME_UP_BTN)
  391. DRM_DEBUG_DRIVER("Button array event is not supported (volume up)\n");
  392. if (iuer & ASLE_IUER_WINDOWS_BTN)
  393. DRM_DEBUG_DRIVER("Button array event is not supported (windows)\n");
  394. if (iuer & ASLE_IUER_POWER_BTN)
  395. DRM_DEBUG_DRIVER("Button array event is not supported (power)\n");
  396. return ASLC_BUTTON_ARRAY_FAILED;
  397. }
  398. static u32 asle_set_convertible(struct drm_device *dev, u32 iuer)
  399. {
  400. if (iuer & ASLE_IUER_CONVERTIBLE)
  401. DRM_DEBUG_DRIVER("Convertible is not supported (clamshell)\n");
  402. else
  403. DRM_DEBUG_DRIVER("Convertible is not supported (slate)\n");
  404. return ASLC_CONVERTIBLE_FAILED;
  405. }
  406. static u32 asle_set_docking(struct drm_device *dev, u32 iuer)
  407. {
  408. if (iuer & ASLE_IUER_DOCKING)
  409. DRM_DEBUG_DRIVER("Docking is not supported (docked)\n");
  410. else
  411. DRM_DEBUG_DRIVER("Docking is not supported (undocked)\n");
  412. return ASLC_DOCKING_FAILED;
  413. }
  414. static u32 asle_isct_state(struct drm_device *dev)
  415. {
  416. DRM_DEBUG_DRIVER("ISCT is not supported\n");
  417. return ASLC_ISCT_STATE_FAILED;
  418. }
  419. void intel_opregion_asle_intr(struct drm_device *dev)
  420. {
  421. struct drm_i915_private *dev_priv = dev->dev_private;
  422. struct opregion_asle __iomem *asle = dev_priv->opregion.asle;
  423. u32 aslc_stat = 0;
  424. u32 aslc_req;
  425. if (!asle)
  426. return;
  427. aslc_req = ioread32(&asle->aslc);
  428. if (!(aslc_req & ASLC_REQ_MSK)) {
  429. DRM_DEBUG_DRIVER("No request on ASLC interrupt 0x%08x\n",
  430. aslc_req);
  431. return;
  432. }
  433. if (aslc_req & ASLC_SET_ALS_ILLUM)
  434. aslc_stat |= asle_set_als_illum(dev, ioread32(&asle->alsi));
  435. if (aslc_req & ASLC_SET_BACKLIGHT)
  436. aslc_stat |= asle_set_backlight(dev, ioread32(&asle->bclp));
  437. if (aslc_req & ASLC_SET_PFIT)
  438. aslc_stat |= asle_set_pfit(dev, ioread32(&asle->pfit));
  439. if (aslc_req & ASLC_SET_PWM_FREQ)
  440. aslc_stat |= asle_set_pwm_freq(dev, ioread32(&asle->pfmb));
  441. if (aslc_req & ASLC_SUPPORTED_ROTATION_ANGLES)
  442. aslc_stat |= asle_set_supported_rotation_angles(dev,
  443. ioread32(&asle->srot));
  444. if (aslc_req & ASLC_BUTTON_ARRAY)
  445. aslc_stat |= asle_set_button_array(dev, ioread32(&asle->iuer));
  446. if (aslc_req & ASLC_CONVERTIBLE_INDICATOR)
  447. aslc_stat |= asle_set_convertible(dev, ioread32(&asle->iuer));
  448. if (aslc_req & ASLC_DOCKING_INDICATOR)
  449. aslc_stat |= asle_set_docking(dev, ioread32(&asle->iuer));
  450. if (aslc_req & ASLC_ISCT_STATE_CHANGE)
  451. aslc_stat |= asle_isct_state(dev);
  452. iowrite32(aslc_stat, &asle->aslc);
  453. }
  454. #define ACPI_EV_DISPLAY_SWITCH (1<<0)
  455. #define ACPI_EV_LID (1<<1)
  456. #define ACPI_EV_DOCK (1<<2)
  457. static struct intel_opregion *system_opregion;
  458. static int intel_opregion_video_event(struct notifier_block *nb,
  459. unsigned long val, void *data)
  460. {
  461. /* The only video events relevant to opregion are 0x80. These indicate
  462. either a docking event, lid switch or display switch request. In
  463. Linux, these are handled by the dock, button and video drivers.
  464. */
  465. struct opregion_acpi __iomem *acpi;
  466. struct acpi_bus_event *event = data;
  467. int ret = NOTIFY_OK;
  468. if (strcmp(event->device_class, ACPI_VIDEO_CLASS) != 0)
  469. return NOTIFY_DONE;
  470. if (!system_opregion)
  471. return NOTIFY_DONE;
  472. acpi = system_opregion->acpi;
  473. if (event->type == 0x80 &&
  474. (ioread32(&acpi->cevt) & 1) == 0)
  475. ret = NOTIFY_BAD;
  476. iowrite32(0, &acpi->csts);
  477. return ret;
  478. }
  479. static struct notifier_block intel_opregion_notifier = {
  480. .notifier_call = intel_opregion_video_event,
  481. };
  482. /*
  483. * Initialise the DIDL field in opregion. This passes a list of devices to
  484. * the firmware. Values are defined by section B.4.2 of the ACPI specification
  485. * (version 3)
  486. */
  487. static void intel_didl_outputs(struct drm_device *dev)
  488. {
  489. struct drm_i915_private *dev_priv = dev->dev_private;
  490. struct intel_opregion *opregion = &dev_priv->opregion;
  491. struct drm_connector *connector;
  492. acpi_handle handle;
  493. struct acpi_device *acpi_dev, *acpi_cdev, *acpi_video_bus = NULL;
  494. unsigned long long device_id;
  495. acpi_status status;
  496. u32 temp;
  497. int i = 0;
  498. handle = DEVICE_ACPI_HANDLE(&dev->pdev->dev);
  499. if (!handle || acpi_bus_get_device(handle, &acpi_dev))
  500. return;
  501. if (acpi_is_video_device(handle))
  502. acpi_video_bus = acpi_dev;
  503. else {
  504. list_for_each_entry(acpi_cdev, &acpi_dev->children, node) {
  505. if (acpi_is_video_device(acpi_cdev->handle)) {
  506. acpi_video_bus = acpi_cdev;
  507. break;
  508. }
  509. }
  510. }
  511. if (!acpi_video_bus) {
  512. pr_warn("No ACPI video bus found\n");
  513. return;
  514. }
  515. list_for_each_entry(acpi_cdev, &acpi_video_bus->children, node) {
  516. if (i >= 8) {
  517. dev_dbg(&dev->pdev->dev,
  518. "More than 8 outputs detected via ACPI\n");
  519. return;
  520. }
  521. status =
  522. acpi_evaluate_integer(acpi_cdev->handle, "_ADR",
  523. NULL, &device_id);
  524. if (ACPI_SUCCESS(status)) {
  525. if (!device_id)
  526. goto blind_set;
  527. iowrite32((u32)(device_id & 0x0f0f),
  528. &opregion->acpi->didl[i]);
  529. i++;
  530. }
  531. }
  532. end:
  533. /* If fewer than 8 outputs, the list must be null terminated */
  534. if (i < 8)
  535. iowrite32(0, &opregion->acpi->didl[i]);
  536. return;
  537. blind_set:
  538. i = 0;
  539. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  540. int output_type = ACPI_OTHER_OUTPUT;
  541. if (i >= 8) {
  542. dev_dbg(&dev->pdev->dev,
  543. "More than 8 outputs in connector list\n");
  544. return;
  545. }
  546. switch (connector->connector_type) {
  547. case DRM_MODE_CONNECTOR_VGA:
  548. case DRM_MODE_CONNECTOR_DVIA:
  549. output_type = ACPI_VGA_OUTPUT;
  550. break;
  551. case DRM_MODE_CONNECTOR_Composite:
  552. case DRM_MODE_CONNECTOR_SVIDEO:
  553. case DRM_MODE_CONNECTOR_Component:
  554. case DRM_MODE_CONNECTOR_9PinDIN:
  555. output_type = ACPI_TV_OUTPUT;
  556. break;
  557. case DRM_MODE_CONNECTOR_DVII:
  558. case DRM_MODE_CONNECTOR_DVID:
  559. case DRM_MODE_CONNECTOR_DisplayPort:
  560. case DRM_MODE_CONNECTOR_HDMIA:
  561. case DRM_MODE_CONNECTOR_HDMIB:
  562. output_type = ACPI_DIGITAL_OUTPUT;
  563. break;
  564. case DRM_MODE_CONNECTOR_LVDS:
  565. output_type = ACPI_LVDS_OUTPUT;
  566. break;
  567. }
  568. temp = ioread32(&opregion->acpi->didl[i]);
  569. iowrite32(temp | (1<<31) | output_type | i,
  570. &opregion->acpi->didl[i]);
  571. i++;
  572. }
  573. goto end;
  574. }
  575. static void intel_setup_cadls(struct drm_device *dev)
  576. {
  577. struct drm_i915_private *dev_priv = dev->dev_private;
  578. struct intel_opregion *opregion = &dev_priv->opregion;
  579. int i = 0;
  580. u32 disp_id;
  581. /* Initialize the CADL field by duplicating the DIDL values.
  582. * Technically, this is not always correct as display outputs may exist,
  583. * but not active. This initialization is necessary for some Clevo
  584. * laptops that check this field before processing the brightness and
  585. * display switching hotkeys. Just like DIDL, CADL is NULL-terminated if
  586. * there are less than eight devices. */
  587. do {
  588. disp_id = ioread32(&opregion->acpi->didl[i]);
  589. iowrite32(disp_id, &opregion->acpi->cadl[i]);
  590. } while (++i < 8 && disp_id != 0);
  591. }
  592. void intel_opregion_init(struct drm_device *dev)
  593. {
  594. struct drm_i915_private *dev_priv = dev->dev_private;
  595. struct intel_opregion *opregion = &dev_priv->opregion;
  596. if (!opregion->header)
  597. return;
  598. if (opregion->acpi) {
  599. if (drm_core_check_feature(dev, DRIVER_MODESET)) {
  600. intel_didl_outputs(dev);
  601. intel_setup_cadls(dev);
  602. }
  603. /* Notify BIOS we are ready to handle ACPI video ext notifs.
  604. * Right now, all the events are handled by the ACPI video module.
  605. * We don't actually need to do anything with them. */
  606. iowrite32(0, &opregion->acpi->csts);
  607. iowrite32(1, &opregion->acpi->drdy);
  608. system_opregion = opregion;
  609. register_acpi_notifier(&intel_opregion_notifier);
  610. }
  611. if (opregion->asle) {
  612. iowrite32(ASLE_TCHE_BLC_EN, &opregion->asle->tche);
  613. iowrite32(ASLE_ARDY_READY, &opregion->asle->ardy);
  614. }
  615. }
  616. void intel_opregion_fini(struct drm_device *dev)
  617. {
  618. struct drm_i915_private *dev_priv = dev->dev_private;
  619. struct intel_opregion *opregion = &dev_priv->opregion;
  620. if (!opregion->header)
  621. return;
  622. if (opregion->asle)
  623. iowrite32(ASLE_ARDY_NOT_READY, &opregion->asle->ardy);
  624. if (opregion->acpi) {
  625. iowrite32(0, &opregion->acpi->drdy);
  626. system_opregion = NULL;
  627. unregister_acpi_notifier(&intel_opregion_notifier);
  628. }
  629. /* just clear all opregion memory pointers now */
  630. iounmap(opregion->header);
  631. opregion->header = NULL;
  632. opregion->acpi = NULL;
  633. opregion->swsci = NULL;
  634. opregion->asle = NULL;
  635. opregion->vbt = NULL;
  636. opregion->lid_state = NULL;
  637. }
  638. static void swsci_setup(struct drm_device *dev)
  639. {
  640. struct drm_i915_private *dev_priv = dev->dev_private;
  641. struct intel_opregion *opregion = &dev_priv->opregion;
  642. bool requested_callbacks = false;
  643. u32 tmp;
  644. /* Sub-function code 0 is okay, let's allow them. */
  645. opregion->swsci_gbda_sub_functions = 1;
  646. opregion->swsci_sbcb_sub_functions = 1;
  647. /* We use GBDA to ask for supported GBDA calls. */
  648. if (swsci(dev, SWSCI_GBDA_SUPPORTED_CALLS, 0, &tmp) == 0) {
  649. /* make the bits match the sub-function codes */
  650. tmp <<= 1;
  651. opregion->swsci_gbda_sub_functions |= tmp;
  652. }
  653. /*
  654. * We also use GBDA to ask for _requested_ SBCB callbacks. The driver
  655. * must not call interfaces that are not specifically requested by the
  656. * bios.
  657. */
  658. if (swsci(dev, SWSCI_GBDA_REQUESTED_CALLBACKS, 0, &tmp) == 0) {
  659. /* here, the bits already match sub-function codes */
  660. opregion->swsci_sbcb_sub_functions |= tmp;
  661. requested_callbacks = true;
  662. }
  663. /*
  664. * But we use SBCB to ask for _supported_ SBCB calls. This does not mean
  665. * the callback is _requested_. But we still can't call interfaces that
  666. * are not requested.
  667. */
  668. if (swsci(dev, SWSCI_SBCB_SUPPORTED_CALLBACKS, 0, &tmp) == 0) {
  669. /* make the bits match the sub-function codes */
  670. u32 low = tmp & 0x7ff;
  671. u32 high = tmp & ~0xfff; /* bit 11 is reserved */
  672. tmp = (high << 4) | (low << 1) | 1;
  673. /* best guess what to do with supported wrt requested */
  674. if (requested_callbacks) {
  675. u32 req = opregion->swsci_sbcb_sub_functions;
  676. if ((req & tmp) != req)
  677. DRM_DEBUG_DRIVER("SWSCI BIOS requested (%08x) SBCB callbacks that are not supported (%08x)\n", req, tmp);
  678. /* XXX: for now, trust the requested callbacks */
  679. /* opregion->swsci_sbcb_sub_functions &= tmp; */
  680. } else {
  681. opregion->swsci_sbcb_sub_functions |= tmp;
  682. }
  683. }
  684. DRM_DEBUG_DRIVER("SWSCI GBDA callbacks %08x, SBCB callbacks %08x\n",
  685. opregion->swsci_gbda_sub_functions,
  686. opregion->swsci_sbcb_sub_functions);
  687. }
  688. #else /* CONFIG_ACPI */
  689. static inline void swsci_setup(struct drm_device *dev) {}
  690. #endif /* CONFIG_ACPI */
  691. int intel_opregion_setup(struct drm_device *dev)
  692. {
  693. struct drm_i915_private *dev_priv = dev->dev_private;
  694. struct intel_opregion *opregion = &dev_priv->opregion;
  695. void __iomem *base;
  696. u32 asls, mboxes;
  697. char buf[sizeof(OPREGION_SIGNATURE)];
  698. int err = 0;
  699. pci_read_config_dword(dev->pdev, PCI_ASLS, &asls);
  700. DRM_DEBUG_DRIVER("graphic opregion physical addr: 0x%x\n", asls);
  701. if (asls == 0) {
  702. DRM_DEBUG_DRIVER("ACPI OpRegion not supported!\n");
  703. return -ENOTSUPP;
  704. }
  705. base = acpi_os_ioremap(asls, OPREGION_SIZE);
  706. if (!base)
  707. return -ENOMEM;
  708. memcpy_fromio(buf, base, sizeof(buf));
  709. if (memcmp(buf, OPREGION_SIGNATURE, 16)) {
  710. DRM_DEBUG_DRIVER("opregion signature mismatch\n");
  711. err = -EINVAL;
  712. goto err_out;
  713. }
  714. opregion->header = base;
  715. opregion->vbt = base + OPREGION_VBT_OFFSET;
  716. opregion->lid_state = base + ACPI_CLID;
  717. mboxes = ioread32(&opregion->header->mboxes);
  718. if (mboxes & MBOX_ACPI) {
  719. DRM_DEBUG_DRIVER("Public ACPI methods supported\n");
  720. opregion->acpi = base + OPREGION_ACPI_OFFSET;
  721. }
  722. if (mboxes & MBOX_SWSCI) {
  723. DRM_DEBUG_DRIVER("SWSCI supported\n");
  724. opregion->swsci = base + OPREGION_SWSCI_OFFSET;
  725. swsci_setup(dev);
  726. }
  727. if (mboxes & MBOX_ASLE) {
  728. DRM_DEBUG_DRIVER("ASLE supported\n");
  729. opregion->asle = base + OPREGION_ASLE_OFFSET;
  730. iowrite32(ASLE_ARDY_NOT_READY, &opregion->asle->ardy);
  731. }
  732. return 0;
  733. err_out:
  734. iounmap(base);
  735. return err;
  736. }