intel_bios.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922
  1. /*
  2. * Copyright © 2006 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  20. * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  21. * SOFTWARE.
  22. *
  23. * Authors:
  24. * Eric Anholt <eric@anholt.net>
  25. *
  26. */
  27. #include <linux/dmi.h>
  28. #include <drm/drm_dp_helper.h>
  29. #include <drm/drmP.h>
  30. #include <drm/i915_drm.h>
  31. #include "i915_drv.h"
  32. #include "intel_bios.h"
  33. #define SLAVE_ADDR1 0x70
  34. #define SLAVE_ADDR2 0x72
  35. static int panel_type;
  36. static void *
  37. find_section(struct bdb_header *bdb, int section_id)
  38. {
  39. u8 *base = (u8 *)bdb;
  40. int index = 0;
  41. u16 total, current_size;
  42. u8 current_id;
  43. /* skip to first section */
  44. index += bdb->header_size;
  45. total = bdb->bdb_size;
  46. /* walk the sections looking for section_id */
  47. while (index < total) {
  48. current_id = *(base + index);
  49. index++;
  50. current_size = *((u16 *)(base + index));
  51. index += 2;
  52. if (current_id == section_id)
  53. return base + index;
  54. index += current_size;
  55. }
  56. return NULL;
  57. }
  58. static u16
  59. get_blocksize(void *p)
  60. {
  61. u16 *block_ptr, block_size;
  62. block_ptr = (u16 *)((char *)p - 2);
  63. block_size = *block_ptr;
  64. return block_size;
  65. }
  66. static void
  67. fill_detail_timing_data(struct drm_display_mode *panel_fixed_mode,
  68. const struct lvds_dvo_timing *dvo_timing)
  69. {
  70. panel_fixed_mode->hdisplay = (dvo_timing->hactive_hi << 8) |
  71. dvo_timing->hactive_lo;
  72. panel_fixed_mode->hsync_start = panel_fixed_mode->hdisplay +
  73. ((dvo_timing->hsync_off_hi << 8) | dvo_timing->hsync_off_lo);
  74. panel_fixed_mode->hsync_end = panel_fixed_mode->hsync_start +
  75. dvo_timing->hsync_pulse_width;
  76. panel_fixed_mode->htotal = panel_fixed_mode->hdisplay +
  77. ((dvo_timing->hblank_hi << 8) | dvo_timing->hblank_lo);
  78. panel_fixed_mode->vdisplay = (dvo_timing->vactive_hi << 8) |
  79. dvo_timing->vactive_lo;
  80. panel_fixed_mode->vsync_start = panel_fixed_mode->vdisplay +
  81. dvo_timing->vsync_off;
  82. panel_fixed_mode->vsync_end = panel_fixed_mode->vsync_start +
  83. dvo_timing->vsync_pulse_width;
  84. panel_fixed_mode->vtotal = panel_fixed_mode->vdisplay +
  85. ((dvo_timing->vblank_hi << 8) | dvo_timing->vblank_lo);
  86. panel_fixed_mode->clock = dvo_timing->clock * 10;
  87. panel_fixed_mode->type = DRM_MODE_TYPE_PREFERRED;
  88. if (dvo_timing->hsync_positive)
  89. panel_fixed_mode->flags |= DRM_MODE_FLAG_PHSYNC;
  90. else
  91. panel_fixed_mode->flags |= DRM_MODE_FLAG_NHSYNC;
  92. if (dvo_timing->vsync_positive)
  93. panel_fixed_mode->flags |= DRM_MODE_FLAG_PVSYNC;
  94. else
  95. panel_fixed_mode->flags |= DRM_MODE_FLAG_NVSYNC;
  96. /* Some VBTs have bogus h/vtotal values */
  97. if (panel_fixed_mode->hsync_end > panel_fixed_mode->htotal)
  98. panel_fixed_mode->htotal = panel_fixed_mode->hsync_end + 1;
  99. if (panel_fixed_mode->vsync_end > panel_fixed_mode->vtotal)
  100. panel_fixed_mode->vtotal = panel_fixed_mode->vsync_end + 1;
  101. drm_mode_set_name(panel_fixed_mode);
  102. }
  103. static bool
  104. lvds_dvo_timing_equal_size(const struct lvds_dvo_timing *a,
  105. const struct lvds_dvo_timing *b)
  106. {
  107. if (a->hactive_hi != b->hactive_hi ||
  108. a->hactive_lo != b->hactive_lo)
  109. return false;
  110. if (a->hsync_off_hi != b->hsync_off_hi ||
  111. a->hsync_off_lo != b->hsync_off_lo)
  112. return false;
  113. if (a->hsync_pulse_width != b->hsync_pulse_width)
  114. return false;
  115. if (a->hblank_hi != b->hblank_hi ||
  116. a->hblank_lo != b->hblank_lo)
  117. return false;
  118. if (a->vactive_hi != b->vactive_hi ||
  119. a->vactive_lo != b->vactive_lo)
  120. return false;
  121. if (a->vsync_off != b->vsync_off)
  122. return false;
  123. if (a->vsync_pulse_width != b->vsync_pulse_width)
  124. return false;
  125. if (a->vblank_hi != b->vblank_hi ||
  126. a->vblank_lo != b->vblank_lo)
  127. return false;
  128. return true;
  129. }
  130. static const struct lvds_dvo_timing *
  131. get_lvds_dvo_timing(const struct bdb_lvds_lfp_data *lvds_lfp_data,
  132. const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs,
  133. int index)
  134. {
  135. /*
  136. * the size of fp_timing varies on the different platform.
  137. * So calculate the DVO timing relative offset in LVDS data
  138. * entry to get the DVO timing entry
  139. */
  140. int lfp_data_size =
  141. lvds_lfp_data_ptrs->ptr[1].dvo_timing_offset -
  142. lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset;
  143. int dvo_timing_offset =
  144. lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset -
  145. lvds_lfp_data_ptrs->ptr[0].fp_timing_offset;
  146. char *entry = (char *)lvds_lfp_data->data + lfp_data_size * index;
  147. return (struct lvds_dvo_timing *)(entry + dvo_timing_offset);
  148. }
  149. /* get lvds_fp_timing entry
  150. * this function may return NULL if the corresponding entry is invalid
  151. */
  152. static const struct lvds_fp_timing *
  153. get_lvds_fp_timing(const struct bdb_header *bdb,
  154. const struct bdb_lvds_lfp_data *data,
  155. const struct bdb_lvds_lfp_data_ptrs *ptrs,
  156. int index)
  157. {
  158. size_t data_ofs = (const u8 *)data - (const u8 *)bdb;
  159. u16 data_size = ((const u16 *)data)[-1]; /* stored in header */
  160. size_t ofs;
  161. if (index >= ARRAY_SIZE(ptrs->ptr))
  162. return NULL;
  163. ofs = ptrs->ptr[index].fp_timing_offset;
  164. if (ofs < data_ofs ||
  165. ofs + sizeof(struct lvds_fp_timing) > data_ofs + data_size)
  166. return NULL;
  167. return (const struct lvds_fp_timing *)((const u8 *)bdb + ofs);
  168. }
  169. /* Try to find integrated panel data */
  170. static void
  171. parse_lfp_panel_data(struct drm_i915_private *dev_priv,
  172. struct bdb_header *bdb)
  173. {
  174. const struct bdb_lvds_options *lvds_options;
  175. const struct bdb_lvds_lfp_data *lvds_lfp_data;
  176. const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs;
  177. const struct lvds_dvo_timing *panel_dvo_timing;
  178. const struct lvds_fp_timing *fp_timing;
  179. struct drm_display_mode *panel_fixed_mode;
  180. int i, downclock;
  181. lvds_options = find_section(bdb, BDB_LVDS_OPTIONS);
  182. if (!lvds_options)
  183. return;
  184. dev_priv->vbt.lvds_dither = lvds_options->pixel_dither;
  185. if (lvds_options->panel_type == 0xff)
  186. return;
  187. panel_type = lvds_options->panel_type;
  188. lvds_lfp_data = find_section(bdb, BDB_LVDS_LFP_DATA);
  189. if (!lvds_lfp_data)
  190. return;
  191. lvds_lfp_data_ptrs = find_section(bdb, BDB_LVDS_LFP_DATA_PTRS);
  192. if (!lvds_lfp_data_ptrs)
  193. return;
  194. dev_priv->vbt.lvds_vbt = 1;
  195. panel_dvo_timing = get_lvds_dvo_timing(lvds_lfp_data,
  196. lvds_lfp_data_ptrs,
  197. lvds_options->panel_type);
  198. panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
  199. if (!panel_fixed_mode)
  200. return;
  201. fill_detail_timing_data(panel_fixed_mode, panel_dvo_timing);
  202. dev_priv->vbt.lfp_lvds_vbt_mode = panel_fixed_mode;
  203. DRM_DEBUG_KMS("Found panel mode in BIOS VBT tables:\n");
  204. drm_mode_debug_printmodeline(panel_fixed_mode);
  205. /*
  206. * Iterate over the LVDS panel timing info to find the lowest clock
  207. * for the native resolution.
  208. */
  209. downclock = panel_dvo_timing->clock;
  210. for (i = 0; i < 16; i++) {
  211. const struct lvds_dvo_timing *dvo_timing;
  212. dvo_timing = get_lvds_dvo_timing(lvds_lfp_data,
  213. lvds_lfp_data_ptrs,
  214. i);
  215. if (lvds_dvo_timing_equal_size(dvo_timing, panel_dvo_timing) &&
  216. dvo_timing->clock < downclock)
  217. downclock = dvo_timing->clock;
  218. }
  219. if (downclock < panel_dvo_timing->clock && i915_lvds_downclock) {
  220. dev_priv->lvds_downclock_avail = 1;
  221. dev_priv->lvds_downclock = downclock * 10;
  222. DRM_DEBUG_KMS("LVDS downclock is found in VBT. "
  223. "Normal Clock %dKHz, downclock %dKHz\n",
  224. panel_fixed_mode->clock, 10*downclock);
  225. }
  226. fp_timing = get_lvds_fp_timing(bdb, lvds_lfp_data,
  227. lvds_lfp_data_ptrs,
  228. lvds_options->panel_type);
  229. if (fp_timing) {
  230. /* check the resolution, just to be sure */
  231. if (fp_timing->x_res == panel_fixed_mode->hdisplay &&
  232. fp_timing->y_res == panel_fixed_mode->vdisplay) {
  233. dev_priv->vbt.bios_lvds_val = fp_timing->lvds_reg_val;
  234. DRM_DEBUG_KMS("VBT initial LVDS value %x\n",
  235. dev_priv->vbt.bios_lvds_val);
  236. }
  237. }
  238. }
  239. /* Try to find sdvo panel data */
  240. static void
  241. parse_sdvo_panel_data(struct drm_i915_private *dev_priv,
  242. struct bdb_header *bdb)
  243. {
  244. struct lvds_dvo_timing *dvo_timing;
  245. struct drm_display_mode *panel_fixed_mode;
  246. int index;
  247. index = i915_vbt_sdvo_panel_type;
  248. if (index == -2) {
  249. DRM_DEBUG_KMS("Ignore SDVO panel mode from BIOS VBT tables.\n");
  250. return;
  251. }
  252. if (index == -1) {
  253. struct bdb_sdvo_lvds_options *sdvo_lvds_options;
  254. sdvo_lvds_options = find_section(bdb, BDB_SDVO_LVDS_OPTIONS);
  255. if (!sdvo_lvds_options)
  256. return;
  257. index = sdvo_lvds_options->panel_type;
  258. }
  259. dvo_timing = find_section(bdb, BDB_SDVO_PANEL_DTDS);
  260. if (!dvo_timing)
  261. return;
  262. panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL);
  263. if (!panel_fixed_mode)
  264. return;
  265. fill_detail_timing_data(panel_fixed_mode, dvo_timing + index);
  266. dev_priv->vbt.sdvo_lvds_vbt_mode = panel_fixed_mode;
  267. DRM_DEBUG_KMS("Found SDVO panel mode in BIOS VBT tables:\n");
  268. drm_mode_debug_printmodeline(panel_fixed_mode);
  269. }
  270. static int intel_bios_ssc_frequency(struct drm_device *dev,
  271. bool alternate)
  272. {
  273. switch (INTEL_INFO(dev)->gen) {
  274. case 2:
  275. return alternate ? 66 : 48;
  276. case 3:
  277. case 4:
  278. return alternate ? 100 : 96;
  279. default:
  280. return alternate ? 100 : 120;
  281. }
  282. }
  283. static void
  284. parse_general_features(struct drm_i915_private *dev_priv,
  285. struct bdb_header *bdb)
  286. {
  287. struct drm_device *dev = dev_priv->dev;
  288. struct bdb_general_features *general;
  289. general = find_section(bdb, BDB_GENERAL_FEATURES);
  290. if (general) {
  291. dev_priv->vbt.int_tv_support = general->int_tv_support;
  292. dev_priv->vbt.int_crt_support = general->int_crt_support;
  293. dev_priv->vbt.lvds_use_ssc = general->enable_ssc;
  294. dev_priv->vbt.lvds_ssc_freq =
  295. intel_bios_ssc_frequency(dev, general->ssc_freq);
  296. dev_priv->vbt.display_clock_mode = general->display_clock_mode;
  297. dev_priv->vbt.fdi_rx_polarity_inverted = general->fdi_rx_polarity_inverted;
  298. DRM_DEBUG_KMS("BDB_GENERAL_FEATURES int_tv_support %d int_crt_support %d lvds_use_ssc %d lvds_ssc_freq %d display_clock_mode %d fdi_rx_polarity_inverted %d\n",
  299. dev_priv->vbt.int_tv_support,
  300. dev_priv->vbt.int_crt_support,
  301. dev_priv->vbt.lvds_use_ssc,
  302. dev_priv->vbt.lvds_ssc_freq,
  303. dev_priv->vbt.display_clock_mode,
  304. dev_priv->vbt.fdi_rx_polarity_inverted);
  305. }
  306. }
  307. static void
  308. parse_general_definitions(struct drm_i915_private *dev_priv,
  309. struct bdb_header *bdb)
  310. {
  311. struct bdb_general_definitions *general;
  312. general = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  313. if (general) {
  314. u16 block_size = get_blocksize(general);
  315. if (block_size >= sizeof(*general)) {
  316. int bus_pin = general->crt_ddc_gmbus_pin;
  317. DRM_DEBUG_KMS("crt_ddc_bus_pin: %d\n", bus_pin);
  318. if (intel_gmbus_is_port_valid(bus_pin))
  319. dev_priv->vbt.crt_ddc_pin = bus_pin;
  320. } else {
  321. DRM_DEBUG_KMS("BDB_GD too small (%d). Invalid.\n",
  322. block_size);
  323. }
  324. }
  325. }
  326. static void
  327. parse_sdvo_device_mapping(struct drm_i915_private *dev_priv,
  328. struct bdb_header *bdb)
  329. {
  330. struct sdvo_device_mapping *p_mapping;
  331. struct bdb_general_definitions *p_defs;
  332. union child_device_config *p_child;
  333. int i, child_device_num, count;
  334. u16 block_size;
  335. p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  336. if (!p_defs) {
  337. DRM_DEBUG_KMS("No general definition block is found, unable to construct sdvo mapping.\n");
  338. return;
  339. }
  340. /* judge whether the size of child device meets the requirements.
  341. * If the child device size obtained from general definition block
  342. * is different with sizeof(struct child_device_config), skip the
  343. * parsing of sdvo device info
  344. */
  345. if (p_defs->child_dev_size != sizeof(*p_child)) {
  346. /* different child dev size . Ignore it */
  347. DRM_DEBUG_KMS("different child size is found. Invalid.\n");
  348. return;
  349. }
  350. /* get the block size of general definitions */
  351. block_size = get_blocksize(p_defs);
  352. /* get the number of child device */
  353. child_device_num = (block_size - sizeof(*p_defs)) /
  354. sizeof(*p_child);
  355. count = 0;
  356. for (i = 0; i < child_device_num; i++) {
  357. p_child = &(p_defs->devices[i]);
  358. if (!p_child->old.device_type) {
  359. /* skip the device block if device type is invalid */
  360. continue;
  361. }
  362. if (p_child->old.slave_addr != SLAVE_ADDR1 &&
  363. p_child->old.slave_addr != SLAVE_ADDR2) {
  364. /*
  365. * If the slave address is neither 0x70 nor 0x72,
  366. * it is not a SDVO device. Skip it.
  367. */
  368. continue;
  369. }
  370. if (p_child->old.dvo_port != DEVICE_PORT_DVOB &&
  371. p_child->old.dvo_port != DEVICE_PORT_DVOC) {
  372. /* skip the incorrect SDVO port */
  373. DRM_DEBUG_KMS("Incorrect SDVO port. Skip it\n");
  374. continue;
  375. }
  376. DRM_DEBUG_KMS("the SDVO device with slave addr %2x is found on"
  377. " %s port\n",
  378. p_child->old.slave_addr,
  379. (p_child->old.dvo_port == DEVICE_PORT_DVOB) ?
  380. "SDVOB" : "SDVOC");
  381. p_mapping = &(dev_priv->sdvo_mappings[p_child->old.dvo_port - 1]);
  382. if (!p_mapping->initialized) {
  383. p_mapping->dvo_port = p_child->old.dvo_port;
  384. p_mapping->slave_addr = p_child->old.slave_addr;
  385. p_mapping->dvo_wiring = p_child->old.dvo_wiring;
  386. p_mapping->ddc_pin = p_child->old.ddc_pin;
  387. p_mapping->i2c_pin = p_child->old.i2c_pin;
  388. p_mapping->initialized = 1;
  389. DRM_DEBUG_KMS("SDVO device: dvo=%x, addr=%x, wiring=%d, ddc_pin=%d, i2c_pin=%d\n",
  390. p_mapping->dvo_port,
  391. p_mapping->slave_addr,
  392. p_mapping->dvo_wiring,
  393. p_mapping->ddc_pin,
  394. p_mapping->i2c_pin);
  395. } else {
  396. DRM_DEBUG_KMS("Maybe one SDVO port is shared by "
  397. "two SDVO device.\n");
  398. }
  399. if (p_child->old.slave2_addr) {
  400. /* Maybe this is a SDVO device with multiple inputs */
  401. /* And the mapping info is not added */
  402. DRM_DEBUG_KMS("there exists the slave2_addr. Maybe this"
  403. " is a SDVO device with multiple inputs.\n");
  404. }
  405. count++;
  406. }
  407. if (!count) {
  408. /* No SDVO device info is found */
  409. DRM_DEBUG_KMS("No SDVO device info is found in VBT\n");
  410. }
  411. return;
  412. }
  413. static void
  414. parse_driver_features(struct drm_i915_private *dev_priv,
  415. struct bdb_header *bdb)
  416. {
  417. struct bdb_driver_features *driver;
  418. driver = find_section(bdb, BDB_DRIVER_FEATURES);
  419. if (!driver)
  420. return;
  421. if (driver->lvds_config == BDB_DRIVER_FEATURE_EDP)
  422. dev_priv->vbt.edp_support = 1;
  423. if (driver->dual_frequency)
  424. dev_priv->render_reclock_avail = true;
  425. }
  426. static void
  427. parse_edp(struct drm_i915_private *dev_priv, struct bdb_header *bdb)
  428. {
  429. struct bdb_edp *edp;
  430. struct edp_power_seq *edp_pps;
  431. struct edp_link_params *edp_link_params;
  432. edp = find_section(bdb, BDB_EDP);
  433. if (!edp) {
  434. if (dev_priv->vbt.edp_support)
  435. DRM_DEBUG_KMS("No eDP BDB found but eDP panel supported.\n");
  436. return;
  437. }
  438. switch ((edp->color_depth >> (panel_type * 2)) & 3) {
  439. case EDP_18BPP:
  440. dev_priv->vbt.edp_bpp = 18;
  441. break;
  442. case EDP_24BPP:
  443. dev_priv->vbt.edp_bpp = 24;
  444. break;
  445. case EDP_30BPP:
  446. dev_priv->vbt.edp_bpp = 30;
  447. break;
  448. }
  449. /* Get the eDP sequencing and link info */
  450. edp_pps = &edp->power_seqs[panel_type];
  451. edp_link_params = &edp->link_params[panel_type];
  452. dev_priv->vbt.edp_pps = *edp_pps;
  453. dev_priv->vbt.edp_rate = edp_link_params->rate ? DP_LINK_BW_2_7 :
  454. DP_LINK_BW_1_62;
  455. switch (edp_link_params->lanes) {
  456. case 0:
  457. dev_priv->vbt.edp_lanes = 1;
  458. break;
  459. case 1:
  460. dev_priv->vbt.edp_lanes = 2;
  461. break;
  462. case 3:
  463. default:
  464. dev_priv->vbt.edp_lanes = 4;
  465. break;
  466. }
  467. switch (edp_link_params->preemphasis) {
  468. case 0:
  469. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_0;
  470. break;
  471. case 1:
  472. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_3_5;
  473. break;
  474. case 2:
  475. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_6;
  476. break;
  477. case 3:
  478. dev_priv->vbt.edp_preemphasis = DP_TRAIN_PRE_EMPHASIS_9_5;
  479. break;
  480. }
  481. switch (edp_link_params->vswing) {
  482. case 0:
  483. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_400;
  484. break;
  485. case 1:
  486. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_600;
  487. break;
  488. case 2:
  489. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_800;
  490. break;
  491. case 3:
  492. dev_priv->vbt.edp_vswing = DP_TRAIN_VOLTAGE_SWING_1200;
  493. break;
  494. }
  495. }
  496. static void
  497. parse_mipi(struct drm_i915_private *dev_priv, struct bdb_header *bdb)
  498. {
  499. struct bdb_mipi *mipi;
  500. mipi = find_section(bdb, BDB_MIPI);
  501. if (!mipi) {
  502. DRM_DEBUG_KMS("No MIPI BDB found");
  503. return;
  504. }
  505. /* XXX: add more info */
  506. dev_priv->vbt.dsi.panel_id = mipi->panel_id;
  507. }
  508. static void parse_ddi_port(struct drm_i915_private *dev_priv, enum port port,
  509. struct bdb_header *bdb)
  510. {
  511. union child_device_config *it, *child = NULL;
  512. struct ddi_vbt_port_info *info = &dev_priv->vbt.ddi_port_info[port];
  513. uint8_t hdmi_level_shift;
  514. int i, j;
  515. bool is_dvi, is_hdmi, is_dp, is_edp, is_crt;
  516. uint8_t aux_channel;
  517. /* Each DDI port can have more than one value on the "DVO Port" field,
  518. * so look for all the possible values for each port and abort if more
  519. * than one is found. */
  520. int dvo_ports[][2] = {
  521. {DVO_PORT_HDMIA, DVO_PORT_DPA},
  522. {DVO_PORT_HDMIB, DVO_PORT_DPB},
  523. {DVO_PORT_HDMIC, DVO_PORT_DPC},
  524. {DVO_PORT_HDMID, DVO_PORT_DPD},
  525. {DVO_PORT_CRT, -1 /* Port E can only be DVO_PORT_CRT */ },
  526. };
  527. /* Find the child device to use, abort if more than one found. */
  528. for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
  529. it = dev_priv->vbt.child_dev + i;
  530. for (j = 0; j < 2; j++) {
  531. if (dvo_ports[port][j] == -1)
  532. break;
  533. if (it->common.dvo_port == dvo_ports[port][j]) {
  534. if (child) {
  535. DRM_DEBUG_KMS("More than one child device for port %c in VBT.\n",
  536. port_name(port));
  537. return;
  538. }
  539. child = it;
  540. }
  541. }
  542. }
  543. if (!child)
  544. return;
  545. aux_channel = child->raw[25];
  546. is_dvi = child->common.device_type & (1 << 4);
  547. is_dp = child->common.device_type & (1 << 2);
  548. is_crt = child->common.device_type & (1 << 0);
  549. is_hdmi = is_dvi && (child->common.device_type & (1 << 11)) == 0;
  550. is_edp = is_dp && (child->common.device_type & (1 << 12));
  551. info->supports_dvi = is_dvi;
  552. info->supports_hdmi = is_hdmi;
  553. info->supports_dp = is_dp;
  554. DRM_DEBUG_KMS("Port %c VBT info: DP:%d HDMI:%d DVI:%d EDP:%d CRT:%d\n",
  555. port_name(port), is_dp, is_hdmi, is_dvi, is_edp, is_crt);
  556. if (is_edp && is_dvi)
  557. DRM_DEBUG_KMS("Internal DP port %c is TMDS compatible\n",
  558. port_name(port));
  559. if (is_crt && port != PORT_E)
  560. DRM_DEBUG_KMS("Port %c is analog\n", port_name(port));
  561. if (is_crt && (is_dvi || is_dp))
  562. DRM_DEBUG_KMS("Analog port %c is also DP or TMDS compatible\n",
  563. port_name(port));
  564. if (is_dvi && (port == PORT_A || port == PORT_E))
  565. DRM_DEBUG_KMS("Port %c is TMDS compabile\n", port_name(port));
  566. if (!is_dvi && !is_dp && !is_crt)
  567. DRM_DEBUG_KMS("Port %c is not DP/TMDS/CRT compatible\n",
  568. port_name(port));
  569. if (is_edp && (port == PORT_B || port == PORT_C || port == PORT_E))
  570. DRM_DEBUG_KMS("Port %c is internal DP\n", port_name(port));
  571. if (is_dvi) {
  572. if (child->common.ddc_pin == 0x05 && port != PORT_B)
  573. DRM_DEBUG_KMS("Unexpected DDC pin for port B\n");
  574. if (child->common.ddc_pin == 0x04 && port != PORT_C)
  575. DRM_DEBUG_KMS("Unexpected DDC pin for port C\n");
  576. if (child->common.ddc_pin == 0x06 && port != PORT_D)
  577. DRM_DEBUG_KMS("Unexpected DDC pin for port D\n");
  578. }
  579. if (is_dp) {
  580. if (aux_channel == 0x40 && port != PORT_A)
  581. DRM_DEBUG_KMS("Unexpected AUX channel for port A\n");
  582. if (aux_channel == 0x10 && port != PORT_B)
  583. DRM_DEBUG_KMS("Unexpected AUX channel for port B\n");
  584. if (aux_channel == 0x20 && port != PORT_C)
  585. DRM_DEBUG_KMS("Unexpected AUX channel for port C\n");
  586. if (aux_channel == 0x30 && port != PORT_D)
  587. DRM_DEBUG_KMS("Unexpected AUX channel for port D\n");
  588. }
  589. if (bdb->version >= 158) {
  590. /* The VBT HDMI level shift values match the table we have. */
  591. hdmi_level_shift = child->raw[7] & 0xF;
  592. if (hdmi_level_shift < 0xC) {
  593. DRM_DEBUG_KMS("VBT HDMI level shift for port %c: %d\n",
  594. port_name(port),
  595. hdmi_level_shift);
  596. info->hdmi_level_shift = hdmi_level_shift;
  597. }
  598. }
  599. }
  600. static void parse_ddi_ports(struct drm_i915_private *dev_priv,
  601. struct bdb_header *bdb)
  602. {
  603. struct drm_device *dev = dev_priv->dev;
  604. enum port port;
  605. if (!HAS_DDI(dev))
  606. return;
  607. if (!dev_priv->vbt.child_dev_num)
  608. return;
  609. if (bdb->version < 155)
  610. return;
  611. for (port = PORT_A; port < I915_MAX_PORTS; port++)
  612. parse_ddi_port(dev_priv, port, bdb);
  613. }
  614. static void
  615. parse_device_mapping(struct drm_i915_private *dev_priv,
  616. struct bdb_header *bdb)
  617. {
  618. struct bdb_general_definitions *p_defs;
  619. union child_device_config *p_child, *child_dev_ptr;
  620. int i, child_device_num, count;
  621. u16 block_size;
  622. p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS);
  623. if (!p_defs) {
  624. DRM_DEBUG_KMS("No general definition block is found, no devices defined.\n");
  625. return;
  626. }
  627. /* judge whether the size of child device meets the requirements.
  628. * If the child device size obtained from general definition block
  629. * is different with sizeof(struct child_device_config), skip the
  630. * parsing of sdvo device info
  631. */
  632. if (p_defs->child_dev_size != sizeof(*p_child)) {
  633. /* different child dev size . Ignore it */
  634. DRM_DEBUG_KMS("different child size is found. Invalid.\n");
  635. return;
  636. }
  637. /* get the block size of general definitions */
  638. block_size = get_blocksize(p_defs);
  639. /* get the number of child device */
  640. child_device_num = (block_size - sizeof(*p_defs)) /
  641. sizeof(*p_child);
  642. count = 0;
  643. /* get the number of child device that is present */
  644. for (i = 0; i < child_device_num; i++) {
  645. p_child = &(p_defs->devices[i]);
  646. if (!p_child->common.device_type) {
  647. /* skip the device block if device type is invalid */
  648. continue;
  649. }
  650. count++;
  651. }
  652. if (!count) {
  653. DRM_DEBUG_KMS("no child dev is parsed from VBT\n");
  654. return;
  655. }
  656. dev_priv->vbt.child_dev = kcalloc(count, sizeof(*p_child), GFP_KERNEL);
  657. if (!dev_priv->vbt.child_dev) {
  658. DRM_DEBUG_KMS("No memory space for child device\n");
  659. return;
  660. }
  661. dev_priv->vbt.child_dev_num = count;
  662. count = 0;
  663. for (i = 0; i < child_device_num; i++) {
  664. p_child = &(p_defs->devices[i]);
  665. if (!p_child->common.device_type) {
  666. /* skip the device block if device type is invalid */
  667. continue;
  668. }
  669. child_dev_ptr = dev_priv->vbt.child_dev + count;
  670. count++;
  671. memcpy((void *)child_dev_ptr, (void *)p_child,
  672. sizeof(*p_child));
  673. }
  674. return;
  675. }
  676. static void
  677. init_vbt_defaults(struct drm_i915_private *dev_priv)
  678. {
  679. struct drm_device *dev = dev_priv->dev;
  680. enum port port;
  681. dev_priv->vbt.crt_ddc_pin = GMBUS_PORT_VGADDC;
  682. /* LFP panel data */
  683. dev_priv->vbt.lvds_dither = 1;
  684. dev_priv->vbt.lvds_vbt = 0;
  685. /* SDVO panel data */
  686. dev_priv->vbt.sdvo_lvds_vbt_mode = NULL;
  687. /* general features */
  688. dev_priv->vbt.int_tv_support = 1;
  689. dev_priv->vbt.int_crt_support = 1;
  690. /* Default to using SSC */
  691. dev_priv->vbt.lvds_use_ssc = 1;
  692. dev_priv->vbt.lvds_ssc_freq = intel_bios_ssc_frequency(dev, 1);
  693. DRM_DEBUG_KMS("Set default to SSC at %dMHz\n", dev_priv->vbt.lvds_ssc_freq);
  694. for (port = PORT_A; port < I915_MAX_PORTS; port++) {
  695. struct ddi_vbt_port_info *info =
  696. &dev_priv->vbt.ddi_port_info[port];
  697. /* Recommended BSpec default: 800mV 0dB. */
  698. info->hdmi_level_shift = 6;
  699. info->supports_dvi = (port != PORT_A && port != PORT_E);
  700. info->supports_hdmi = info->supports_dvi;
  701. info->supports_dp = (port != PORT_E);
  702. }
  703. }
  704. static int __init intel_no_opregion_vbt_callback(const struct dmi_system_id *id)
  705. {
  706. DRM_DEBUG_KMS("Falling back to manually reading VBT from "
  707. "VBIOS ROM for %s\n",
  708. id->ident);
  709. return 1;
  710. }
  711. static const struct dmi_system_id intel_no_opregion_vbt[] = {
  712. {
  713. .callback = intel_no_opregion_vbt_callback,
  714. .ident = "ThinkCentre A57",
  715. .matches = {
  716. DMI_MATCH(DMI_SYS_VENDOR, "LENOVO"),
  717. DMI_MATCH(DMI_PRODUCT_NAME, "97027RG"),
  718. },
  719. },
  720. { }
  721. };
  722. /**
  723. * intel_parse_bios - find VBT and initialize settings from the BIOS
  724. * @dev: DRM device
  725. *
  726. * Loads the Video BIOS and checks that the VBT exists. Sets scratch registers
  727. * to appropriate values.
  728. *
  729. * Returns 0 on success, nonzero on failure.
  730. */
  731. int
  732. intel_parse_bios(struct drm_device *dev)
  733. {
  734. struct drm_i915_private *dev_priv = dev->dev_private;
  735. struct pci_dev *pdev = dev->pdev;
  736. struct bdb_header *bdb = NULL;
  737. u8 __iomem *bios = NULL;
  738. if (HAS_PCH_NOP(dev))
  739. return -ENODEV;
  740. init_vbt_defaults(dev_priv);
  741. /* XXX Should this validation be moved to intel_opregion.c? */
  742. if (!dmi_check_system(intel_no_opregion_vbt) && dev_priv->opregion.vbt) {
  743. struct vbt_header *vbt = dev_priv->opregion.vbt;
  744. if (memcmp(vbt->signature, "$VBT", 4) == 0) {
  745. DRM_DEBUG_KMS("Using VBT from OpRegion: %20s\n",
  746. vbt->signature);
  747. bdb = (struct bdb_header *)((char *)vbt + vbt->bdb_offset);
  748. } else
  749. dev_priv->opregion.vbt = NULL;
  750. }
  751. if (bdb == NULL) {
  752. struct vbt_header *vbt = NULL;
  753. size_t size;
  754. int i;
  755. bios = pci_map_rom(pdev, &size);
  756. if (!bios)
  757. return -1;
  758. /* Scour memory looking for the VBT signature */
  759. for (i = 0; i + 4 < size; i++) {
  760. if (!memcmp(bios + i, "$VBT", 4)) {
  761. vbt = (struct vbt_header *)(bios + i);
  762. break;
  763. }
  764. }
  765. if (!vbt) {
  766. DRM_DEBUG_DRIVER("VBT signature missing\n");
  767. pci_unmap_rom(pdev, bios);
  768. return -1;
  769. }
  770. bdb = (struct bdb_header *)(bios + i + vbt->bdb_offset);
  771. }
  772. /* Grab useful general definitions */
  773. parse_general_features(dev_priv, bdb);
  774. parse_general_definitions(dev_priv, bdb);
  775. parse_lfp_panel_data(dev_priv, bdb);
  776. parse_sdvo_panel_data(dev_priv, bdb);
  777. parse_sdvo_device_mapping(dev_priv, bdb);
  778. parse_device_mapping(dev_priv, bdb);
  779. parse_driver_features(dev_priv, bdb);
  780. parse_edp(dev_priv, bdb);
  781. parse_mipi(dev_priv, bdb);
  782. parse_ddi_ports(dev_priv, bdb);
  783. if (bios)
  784. pci_unmap_rom(pdev, bios);
  785. return 0;
  786. }
  787. /* Ensure that vital registers have been initialised, even if the BIOS
  788. * is absent or just failing to do its job.
  789. */
  790. void intel_setup_bios(struct drm_device *dev)
  791. {
  792. struct drm_i915_private *dev_priv = dev->dev_private;
  793. /* Set the Panel Power On/Off timings if uninitialized. */
  794. if (!HAS_PCH_SPLIT(dev) &&
  795. I915_READ(PP_ON_DELAYS) == 0 && I915_READ(PP_OFF_DELAYS) == 0) {
  796. /* Set T2 to 40ms and T5 to 200ms */
  797. I915_WRITE(PP_ON_DELAYS, 0x019007d0);
  798. /* Set T3 to 35ms and Tx to 200ms */
  799. I915_WRITE(PP_OFF_DELAYS, 0x015e07d0);
  800. }
  801. }