iwl-core.c 90 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224
  1. /******************************************************************************
  2. *
  3. * GPL LICENSE SUMMARY
  4. *
  5. * Copyright(c) 2008 - 2009 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of version 2 of the GNU General Public License as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  19. * USA
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *****************************************************************************/
  28. #include <linux/kernel.h>
  29. #include <linux/module.h>
  30. #include <linux/etherdevice.h>
  31. #include <net/mac80211.h>
  32. #include "iwl-eeprom.h"
  33. #include "iwl-dev.h" /* FIXME: remove */
  34. #include "iwl-debug.h"
  35. #include "iwl-core.h"
  36. #include "iwl-io.h"
  37. #include "iwl-power.h"
  38. #include "iwl-sta.h"
  39. #include "iwl-helpers.h"
  40. MODULE_DESCRIPTION("iwl core");
  41. MODULE_VERSION(IWLWIFI_VERSION);
  42. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  43. MODULE_LICENSE("GPL");
  44. #define IWL_DECLARE_RATE_INFO(r, s, ip, in, rp, rn, pp, np) \
  45. [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
  46. IWL_RATE_SISO_##s##M_PLCP, \
  47. IWL_RATE_MIMO2_##s##M_PLCP,\
  48. IWL_RATE_MIMO3_##s##M_PLCP,\
  49. IWL_RATE_##r##M_IEEE, \
  50. IWL_RATE_##ip##M_INDEX, \
  51. IWL_RATE_##in##M_INDEX, \
  52. IWL_RATE_##rp##M_INDEX, \
  53. IWL_RATE_##rn##M_INDEX, \
  54. IWL_RATE_##pp##M_INDEX, \
  55. IWL_RATE_##np##M_INDEX }
  56. u32 iwl_debug_level;
  57. EXPORT_SYMBOL(iwl_debug_level);
  58. static irqreturn_t iwl_isr(int irq, void *data);
  59. /*
  60. * Parameter order:
  61. * rate, ht rate, prev rate, next rate, prev tgg rate, next tgg rate
  62. *
  63. * If there isn't a valid next or previous rate then INV is used which
  64. * maps to IWL_RATE_INVALID
  65. *
  66. */
  67. const struct iwl_rate_info iwl_rates[IWL_RATE_COUNT] = {
  68. IWL_DECLARE_RATE_INFO(1, INV, INV, 2, INV, 2, INV, 2), /* 1mbps */
  69. IWL_DECLARE_RATE_INFO(2, INV, 1, 5, 1, 5, 1, 5), /* 2mbps */
  70. IWL_DECLARE_RATE_INFO(5, INV, 2, 6, 2, 11, 2, 11), /*5.5mbps */
  71. IWL_DECLARE_RATE_INFO(11, INV, 9, 12, 9, 12, 5, 18), /* 11mbps */
  72. IWL_DECLARE_RATE_INFO(6, 6, 5, 9, 5, 11, 5, 11), /* 6mbps */
  73. IWL_DECLARE_RATE_INFO(9, 6, 6, 11, 6, 11, 5, 11), /* 9mbps */
  74. IWL_DECLARE_RATE_INFO(12, 12, 11, 18, 11, 18, 11, 18), /* 12mbps */
  75. IWL_DECLARE_RATE_INFO(18, 18, 12, 24, 12, 24, 11, 24), /* 18mbps */
  76. IWL_DECLARE_RATE_INFO(24, 24, 18, 36, 18, 36, 18, 36), /* 24mbps */
  77. IWL_DECLARE_RATE_INFO(36, 36, 24, 48, 24, 48, 24, 48), /* 36mbps */
  78. IWL_DECLARE_RATE_INFO(48, 48, 36, 54, 36, 54, 36, 54), /* 48mbps */
  79. IWL_DECLARE_RATE_INFO(54, 54, 48, INV, 48, INV, 48, INV),/* 54mbps */
  80. IWL_DECLARE_RATE_INFO(60, 60, 48, INV, 48, INV, 48, INV),/* 60mbps */
  81. /* FIXME:RS: ^^ should be INV (legacy) */
  82. };
  83. EXPORT_SYMBOL(iwl_rates);
  84. /**
  85. * translate ucode response to mac80211 tx status control values
  86. */
  87. void iwl_hwrate_to_tx_control(struct iwl_priv *priv, u32 rate_n_flags,
  88. struct ieee80211_tx_info *info)
  89. {
  90. int rate_index;
  91. struct ieee80211_tx_rate *r = &info->control.rates[0];
  92. info->antenna_sel_tx =
  93. ((rate_n_flags & RATE_MCS_ANT_ABC_MSK) >> RATE_MCS_ANT_POS);
  94. if (rate_n_flags & RATE_MCS_HT_MSK)
  95. r->flags |= IEEE80211_TX_RC_MCS;
  96. if (rate_n_flags & RATE_MCS_GF_MSK)
  97. r->flags |= IEEE80211_TX_RC_GREEN_FIELD;
  98. if (rate_n_flags & RATE_MCS_HT40_MSK)
  99. r->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH;
  100. if (rate_n_flags & RATE_MCS_DUP_MSK)
  101. r->flags |= IEEE80211_TX_RC_DUP_DATA;
  102. if (rate_n_flags & RATE_MCS_SGI_MSK)
  103. r->flags |= IEEE80211_TX_RC_SHORT_GI;
  104. rate_index = iwl_hwrate_to_plcp_idx(rate_n_flags);
  105. if (info->band == IEEE80211_BAND_5GHZ)
  106. rate_index -= IWL_FIRST_OFDM_RATE;
  107. r->idx = rate_index;
  108. }
  109. EXPORT_SYMBOL(iwl_hwrate_to_tx_control);
  110. int iwl_hwrate_to_plcp_idx(u32 rate_n_flags)
  111. {
  112. int idx = 0;
  113. /* HT rate format */
  114. if (rate_n_flags & RATE_MCS_HT_MSK) {
  115. idx = (rate_n_flags & 0xff);
  116. if (idx >= IWL_RATE_MIMO3_6M_PLCP)
  117. idx = idx - IWL_RATE_MIMO3_6M_PLCP;
  118. else if (idx >= IWL_RATE_MIMO2_6M_PLCP)
  119. idx = idx - IWL_RATE_MIMO2_6M_PLCP;
  120. idx += IWL_FIRST_OFDM_RATE;
  121. /* skip 9M not supported in ht*/
  122. if (idx >= IWL_RATE_9M_INDEX)
  123. idx += 1;
  124. if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
  125. return idx;
  126. /* legacy rate format, search for match in table */
  127. } else {
  128. for (idx = 0; idx < ARRAY_SIZE(iwl_rates); idx++)
  129. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  130. return idx;
  131. }
  132. return -1;
  133. }
  134. EXPORT_SYMBOL(iwl_hwrate_to_plcp_idx);
  135. u8 iwl_toggle_tx_ant(struct iwl_priv *priv, u8 ant)
  136. {
  137. int i;
  138. u8 ind = ant;
  139. for (i = 0; i < RATE_ANT_NUM - 1; i++) {
  140. ind = (ind + 1) < RATE_ANT_NUM ? ind + 1 : 0;
  141. if (priv->hw_params.valid_tx_ant & BIT(ind))
  142. return ind;
  143. }
  144. return ant;
  145. }
  146. const u8 iwl_bcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  147. EXPORT_SYMBOL(iwl_bcast_addr);
  148. /* This function both allocates and initializes hw and priv. */
  149. struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg,
  150. struct ieee80211_ops *hw_ops)
  151. {
  152. struct iwl_priv *priv;
  153. /* mac80211 allocates memory for this device instance, including
  154. * space for this driver's private structure */
  155. struct ieee80211_hw *hw =
  156. ieee80211_alloc_hw(sizeof(struct iwl_priv), hw_ops);
  157. if (hw == NULL) {
  158. printk(KERN_ERR "%s: Can not allocate network device\n",
  159. cfg->name);
  160. goto out;
  161. }
  162. priv = hw->priv;
  163. priv->hw = hw;
  164. out:
  165. return hw;
  166. }
  167. EXPORT_SYMBOL(iwl_alloc_all);
  168. void iwl_hw_detect(struct iwl_priv *priv)
  169. {
  170. priv->hw_rev = _iwl_read32(priv, CSR_HW_REV);
  171. priv->hw_wa_rev = _iwl_read32(priv, CSR_HW_REV_WA_REG);
  172. pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &priv->rev_id);
  173. }
  174. EXPORT_SYMBOL(iwl_hw_detect);
  175. int iwl_hw_nic_init(struct iwl_priv *priv)
  176. {
  177. unsigned long flags;
  178. struct iwl_rx_queue *rxq = &priv->rxq;
  179. int ret;
  180. /* nic_init */
  181. spin_lock_irqsave(&priv->lock, flags);
  182. priv->cfg->ops->lib->apm_ops.init(priv);
  183. iwl_write32(priv, CSR_INT_COALESCING, 512 / 32);
  184. spin_unlock_irqrestore(&priv->lock, flags);
  185. ret = priv->cfg->ops->lib->apm_ops.set_pwr_src(priv, IWL_PWR_SRC_VMAIN);
  186. priv->cfg->ops->lib->apm_ops.config(priv);
  187. /* Allocate the RX queue, or reset if it is already allocated */
  188. if (!rxq->bd) {
  189. ret = iwl_rx_queue_alloc(priv);
  190. if (ret) {
  191. IWL_ERR(priv, "Unable to initialize Rx queue\n");
  192. return -ENOMEM;
  193. }
  194. } else
  195. iwl_rx_queue_reset(priv, rxq);
  196. iwl_rx_replenish(priv);
  197. iwl_rx_init(priv, rxq);
  198. spin_lock_irqsave(&priv->lock, flags);
  199. rxq->need_update = 1;
  200. iwl_rx_queue_update_write_ptr(priv, rxq);
  201. spin_unlock_irqrestore(&priv->lock, flags);
  202. /* Allocate and init all Tx and Command queues */
  203. ret = iwl_txq_ctx_reset(priv);
  204. if (ret)
  205. return ret;
  206. set_bit(STATUS_INIT, &priv->status);
  207. return 0;
  208. }
  209. EXPORT_SYMBOL(iwl_hw_nic_init);
  210. /*
  211. * QoS support
  212. */
  213. void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  214. {
  215. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  216. return;
  217. priv->qos_data.def_qos_parm.qos_flags = 0;
  218. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  219. !priv->qos_data.qos_cap.q_AP.txop_request)
  220. priv->qos_data.def_qos_parm.qos_flags |=
  221. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  222. if (priv->qos_data.qos_active)
  223. priv->qos_data.def_qos_parm.qos_flags |=
  224. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  225. if (priv->current_ht_config.is_ht)
  226. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  227. if (force || iwl_is_associated(priv)) {
  228. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  229. priv->qos_data.qos_active,
  230. priv->qos_data.def_qos_parm.qos_flags);
  231. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  232. sizeof(struct iwl_qosparam_cmd),
  233. &priv->qos_data.def_qos_parm, NULL);
  234. }
  235. }
  236. EXPORT_SYMBOL(iwl_activate_qos);
  237. /*
  238. * AC CWmin CW max AIFSN TXOP Limit TXOP Limit
  239. * (802.11b) (802.11a/g)
  240. * AC_BK 15 1023 7 0 0
  241. * AC_BE 15 1023 3 0 0
  242. * AC_VI 7 15 2 6.016ms 3.008ms
  243. * AC_VO 3 7 2 3.264ms 1.504ms
  244. */
  245. void iwl_reset_qos(struct iwl_priv *priv)
  246. {
  247. u16 cw_min = 15;
  248. u16 cw_max = 1023;
  249. u8 aifs = 2;
  250. bool is_legacy = false;
  251. unsigned long flags;
  252. int i;
  253. spin_lock_irqsave(&priv->lock, flags);
  254. /* QoS always active in AP and ADHOC mode
  255. * In STA mode wait for association
  256. */
  257. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  258. priv->iw_mode == NL80211_IFTYPE_AP)
  259. priv->qos_data.qos_active = 1;
  260. else
  261. priv->qos_data.qos_active = 0;
  262. /* check for legacy mode */
  263. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  264. (priv->active_rate & IWL_OFDM_RATES_MASK) == 0) ||
  265. (priv->iw_mode == NL80211_IFTYPE_STATION &&
  266. (priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK) == 0)) {
  267. cw_min = 31;
  268. is_legacy = 1;
  269. }
  270. if (priv->qos_data.qos_active)
  271. aifs = 3;
  272. /* AC_BE */
  273. priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
  274. priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
  275. priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
  276. priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
  277. priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
  278. if (priv->qos_data.qos_active) {
  279. /* AC_BK */
  280. i = 1;
  281. priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
  282. priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
  283. priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
  284. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  285. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  286. /* AC_VI */
  287. i = 2;
  288. priv->qos_data.def_qos_parm.ac[i].cw_min =
  289. cpu_to_le16((cw_min + 1) / 2 - 1);
  290. priv->qos_data.def_qos_parm.ac[i].cw_max =
  291. cpu_to_le16(cw_min);
  292. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  293. if (is_legacy)
  294. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  295. cpu_to_le16(6016);
  296. else
  297. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  298. cpu_to_le16(3008);
  299. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  300. /* AC_VO */
  301. i = 3;
  302. priv->qos_data.def_qos_parm.ac[i].cw_min =
  303. cpu_to_le16((cw_min + 1) / 4 - 1);
  304. priv->qos_data.def_qos_parm.ac[i].cw_max =
  305. cpu_to_le16((cw_min + 1) / 2 - 1);
  306. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  307. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  308. if (is_legacy)
  309. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  310. cpu_to_le16(3264);
  311. else
  312. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  313. cpu_to_le16(1504);
  314. } else {
  315. for (i = 1; i < 4; i++) {
  316. priv->qos_data.def_qos_parm.ac[i].cw_min =
  317. cpu_to_le16(cw_min);
  318. priv->qos_data.def_qos_parm.ac[i].cw_max =
  319. cpu_to_le16(cw_max);
  320. priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
  321. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  322. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  323. }
  324. }
  325. IWL_DEBUG_QOS(priv, "set QoS to default \n");
  326. spin_unlock_irqrestore(&priv->lock, flags);
  327. }
  328. EXPORT_SYMBOL(iwl_reset_qos);
  329. #define MAX_BIT_RATE_40_MHZ 150 /* Mbps */
  330. #define MAX_BIT_RATE_20_MHZ 72 /* Mbps */
  331. static void iwlcore_init_ht_hw_capab(const struct iwl_priv *priv,
  332. struct ieee80211_sta_ht_cap *ht_info,
  333. enum ieee80211_band band)
  334. {
  335. u16 max_bit_rate = 0;
  336. u8 rx_chains_num = priv->hw_params.rx_chains_num;
  337. u8 tx_chains_num = priv->hw_params.tx_chains_num;
  338. ht_info->cap = 0;
  339. memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
  340. ht_info->ht_supported = true;
  341. ht_info->cap |= IEEE80211_HT_CAP_GRN_FLD;
  342. ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
  343. ht_info->cap |= (IEEE80211_HT_CAP_SM_PS &
  344. (WLAN_HT_CAP_SM_PS_DISABLED << 2));
  345. max_bit_rate = MAX_BIT_RATE_20_MHZ;
  346. if (priv->hw_params.ht40_channel & BIT(band)) {
  347. ht_info->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
  348. ht_info->cap |= IEEE80211_HT_CAP_SGI_40;
  349. ht_info->mcs.rx_mask[4] = 0x01;
  350. max_bit_rate = MAX_BIT_RATE_40_MHZ;
  351. }
  352. if (priv->cfg->mod_params->amsdu_size_8K)
  353. ht_info->cap |= IEEE80211_HT_CAP_MAX_AMSDU;
  354. ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
  355. ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
  356. ht_info->mcs.rx_mask[0] = 0xFF;
  357. if (rx_chains_num >= 2)
  358. ht_info->mcs.rx_mask[1] = 0xFF;
  359. if (rx_chains_num >= 3)
  360. ht_info->mcs.rx_mask[2] = 0xFF;
  361. /* Highest supported Rx data rate */
  362. max_bit_rate *= rx_chains_num;
  363. WARN_ON(max_bit_rate & ~IEEE80211_HT_MCS_RX_HIGHEST_MASK);
  364. ht_info->mcs.rx_highest = cpu_to_le16(max_bit_rate);
  365. /* Tx MCS capabilities */
  366. ht_info->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
  367. if (tx_chains_num != rx_chains_num) {
  368. ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
  369. ht_info->mcs.tx_params |= ((tx_chains_num - 1) <<
  370. IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
  371. }
  372. }
  373. static void iwlcore_init_hw_rates(struct iwl_priv *priv,
  374. struct ieee80211_rate *rates)
  375. {
  376. int i;
  377. for (i = 0; i < IWL_RATE_COUNT; i++) {
  378. rates[i].bitrate = iwl_rates[i].ieee * 5;
  379. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  380. rates[i].hw_value_short = i;
  381. rates[i].flags = 0;
  382. if ((i > IWL_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  383. /*
  384. * If CCK != 1M then set short preamble rate flag.
  385. */
  386. rates[i].flags |=
  387. (iwl_rates[i].plcp == IWL_RATE_1M_PLCP) ?
  388. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  389. }
  390. }
  391. }
  392. /**
  393. * iwlcore_init_geos - Initialize mac80211's geo/channel info based from eeprom
  394. */
  395. int iwlcore_init_geos(struct iwl_priv *priv)
  396. {
  397. struct iwl_channel_info *ch;
  398. struct ieee80211_supported_band *sband;
  399. struct ieee80211_channel *channels;
  400. struct ieee80211_channel *geo_ch;
  401. struct ieee80211_rate *rates;
  402. int i = 0;
  403. if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
  404. priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
  405. IWL_DEBUG_INFO(priv, "Geography modes already initialized.\n");
  406. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  407. return 0;
  408. }
  409. channels = kzalloc(sizeof(struct ieee80211_channel) *
  410. priv->channel_count, GFP_KERNEL);
  411. if (!channels)
  412. return -ENOMEM;
  413. rates = kzalloc((sizeof(struct ieee80211_rate) * (IWL_RATE_COUNT + 1)),
  414. GFP_KERNEL);
  415. if (!rates) {
  416. kfree(channels);
  417. return -ENOMEM;
  418. }
  419. /* 5.2GHz channels start after the 2.4GHz channels */
  420. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  421. sband->channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  422. /* just OFDM */
  423. sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
  424. sband->n_bitrates = IWL_RATE_COUNT - IWL_FIRST_OFDM_RATE;
  425. if (priv->cfg->sku & IWL_SKU_N)
  426. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  427. IEEE80211_BAND_5GHZ);
  428. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  429. sband->channels = channels;
  430. /* OFDM & CCK */
  431. sband->bitrates = rates;
  432. sband->n_bitrates = IWL_RATE_COUNT;
  433. if (priv->cfg->sku & IWL_SKU_N)
  434. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  435. IEEE80211_BAND_2GHZ);
  436. priv->ieee_channels = channels;
  437. priv->ieee_rates = rates;
  438. for (i = 0; i < priv->channel_count; i++) {
  439. ch = &priv->channel_info[i];
  440. /* FIXME: might be removed if scan is OK */
  441. if (!is_channel_valid(ch))
  442. continue;
  443. if (is_channel_a_band(ch))
  444. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  445. else
  446. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  447. geo_ch = &sband->channels[sband->n_channels++];
  448. geo_ch->center_freq =
  449. ieee80211_channel_to_frequency(ch->channel);
  450. geo_ch->max_power = ch->max_power_avg;
  451. geo_ch->max_antenna_gain = 0xff;
  452. geo_ch->hw_value = ch->channel;
  453. if (is_channel_valid(ch)) {
  454. if (!(ch->flags & EEPROM_CHANNEL_IBSS))
  455. geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
  456. if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
  457. geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
  458. if (ch->flags & EEPROM_CHANNEL_RADAR)
  459. geo_ch->flags |= IEEE80211_CHAN_RADAR;
  460. geo_ch->flags |= ch->ht40_extension_channel;
  461. if (ch->max_power_avg > priv->tx_power_channel_lmt)
  462. priv->tx_power_channel_lmt = ch->max_power_avg;
  463. } else {
  464. geo_ch->flags |= IEEE80211_CHAN_DISABLED;
  465. }
  466. IWL_DEBUG_INFO(priv, "Channel %d Freq=%d[%sGHz] %s flag=0x%X\n",
  467. ch->channel, geo_ch->center_freq,
  468. is_channel_a_band(ch) ? "5.2" : "2.4",
  469. geo_ch->flags & IEEE80211_CHAN_DISABLED ?
  470. "restricted" : "valid",
  471. geo_ch->flags);
  472. }
  473. if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
  474. priv->cfg->sku & IWL_SKU_A) {
  475. IWL_INFO(priv, "Incorrectly detected BG card as ABG. "
  476. "Please send your PCI ID 0x%04X:0x%04X to maintainer.\n",
  477. priv->pci_dev->device,
  478. priv->pci_dev->subsystem_device);
  479. priv->cfg->sku &= ~IWL_SKU_A;
  480. }
  481. IWL_INFO(priv, "Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  482. priv->bands[IEEE80211_BAND_2GHZ].n_channels,
  483. priv->bands[IEEE80211_BAND_5GHZ].n_channels);
  484. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  485. return 0;
  486. }
  487. EXPORT_SYMBOL(iwlcore_init_geos);
  488. /*
  489. * iwlcore_free_geos - undo allocations in iwlcore_init_geos
  490. */
  491. void iwlcore_free_geos(struct iwl_priv *priv)
  492. {
  493. kfree(priv->ieee_channels);
  494. kfree(priv->ieee_rates);
  495. clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
  496. }
  497. EXPORT_SYMBOL(iwlcore_free_geos);
  498. static bool is_single_rx_stream(struct iwl_priv *priv)
  499. {
  500. return !priv->current_ht_config.is_ht ||
  501. ((priv->current_ht_config.mcs.rx_mask[1] == 0) &&
  502. (priv->current_ht_config.mcs.rx_mask[2] == 0));
  503. }
  504. static u8 iwl_is_channel_extension(struct iwl_priv *priv,
  505. enum ieee80211_band band,
  506. u16 channel, u8 extension_chan_offset)
  507. {
  508. const struct iwl_channel_info *ch_info;
  509. ch_info = iwl_get_channel_info(priv, band, channel);
  510. if (!is_channel_valid(ch_info))
  511. return 0;
  512. if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_ABOVE)
  513. return !(ch_info->ht40_extension_channel &
  514. IEEE80211_CHAN_NO_HT40PLUS);
  515. else if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  516. return !(ch_info->ht40_extension_channel &
  517. IEEE80211_CHAN_NO_HT40MINUS);
  518. return 0;
  519. }
  520. u8 iwl_is_ht40_tx_allowed(struct iwl_priv *priv,
  521. struct ieee80211_sta_ht_cap *sta_ht_inf)
  522. {
  523. struct iwl_ht_info *iwl_ht_conf = &priv->current_ht_config;
  524. if ((!iwl_ht_conf->is_ht) ||
  525. (iwl_ht_conf->supported_chan_width != IWL_CHANNEL_WIDTH_40MHZ))
  526. return 0;
  527. /* We do not check for IEEE80211_HT_CAP_SUP_WIDTH_20_40
  528. * the bit will not set if it is pure 40MHz case
  529. */
  530. if (sta_ht_inf) {
  531. if (!sta_ht_inf->ht_supported)
  532. return 0;
  533. }
  534. #ifdef CONFIG_IWLWIFI_DEBUG
  535. if (priv->disable_ht40)
  536. return 0;
  537. #endif
  538. return iwl_is_channel_extension(priv, priv->band,
  539. le16_to_cpu(priv->staging_rxon.channel),
  540. iwl_ht_conf->extension_chan_offset);
  541. }
  542. EXPORT_SYMBOL(iwl_is_ht40_tx_allowed);
  543. static u16 iwl_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
  544. {
  545. u16 new_val = 0;
  546. u16 beacon_factor = 0;
  547. beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
  548. new_val = beacon_val / beacon_factor;
  549. if (!new_val)
  550. new_val = max_beacon_val;
  551. return new_val;
  552. }
  553. void iwl_setup_rxon_timing(struct iwl_priv *priv)
  554. {
  555. u64 tsf;
  556. s32 interval_tm, rem;
  557. unsigned long flags;
  558. struct ieee80211_conf *conf = NULL;
  559. u16 beacon_int;
  560. conf = ieee80211_get_hw_conf(priv->hw);
  561. spin_lock_irqsave(&priv->lock, flags);
  562. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  563. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  564. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  565. beacon_int = priv->beacon_int;
  566. priv->rxon_timing.atim_window = 0;
  567. } else {
  568. beacon_int = priv->vif->bss_conf.beacon_int;
  569. /* TODO: we need to get atim_window from upper stack
  570. * for now we set to 0 */
  571. priv->rxon_timing.atim_window = 0;
  572. }
  573. beacon_int = iwl_adjust_beacon_interval(beacon_int,
  574. priv->hw_params.max_beacon_itrvl * 1024);
  575. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  576. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  577. interval_tm = beacon_int * 1024;
  578. rem = do_div(tsf, interval_tm);
  579. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  580. spin_unlock_irqrestore(&priv->lock, flags);
  581. IWL_DEBUG_ASSOC(priv,
  582. "beacon interval %d beacon timer %d beacon tim %d\n",
  583. le16_to_cpu(priv->rxon_timing.beacon_interval),
  584. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  585. le16_to_cpu(priv->rxon_timing.atim_window));
  586. }
  587. EXPORT_SYMBOL(iwl_setup_rxon_timing);
  588. void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  589. {
  590. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  591. if (hw_decrypt)
  592. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  593. else
  594. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  595. }
  596. EXPORT_SYMBOL(iwl_set_rxon_hwcrypto);
  597. /**
  598. * iwl_check_rxon_cmd - validate RXON structure is valid
  599. *
  600. * NOTE: This is really only useful during development and can eventually
  601. * be #ifdef'd out once the driver is stable and folks aren't actively
  602. * making changes
  603. */
  604. int iwl_check_rxon_cmd(struct iwl_priv *priv)
  605. {
  606. int error = 0;
  607. int counter = 1;
  608. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  609. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  610. error |= le32_to_cpu(rxon->flags &
  611. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  612. RXON_FLG_RADAR_DETECT_MSK));
  613. if (error)
  614. IWL_WARN(priv, "check 24G fields %d | %d\n",
  615. counter++, error);
  616. } else {
  617. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  618. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  619. if (error)
  620. IWL_WARN(priv, "check 52 fields %d | %d\n",
  621. counter++, error);
  622. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  623. if (error)
  624. IWL_WARN(priv, "check 52 CCK %d | %d\n",
  625. counter++, error);
  626. }
  627. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  628. if (error)
  629. IWL_WARN(priv, "check mac addr %d | %d\n", counter++, error);
  630. /* make sure basic rates 6Mbps and 1Mbps are supported */
  631. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  632. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  633. if (error)
  634. IWL_WARN(priv, "check basic rate %d | %d\n", counter++, error);
  635. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  636. if (error)
  637. IWL_WARN(priv, "check assoc id %d | %d\n", counter++, error);
  638. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  639. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  640. if (error)
  641. IWL_WARN(priv, "check CCK and short slot %d | %d\n",
  642. counter++, error);
  643. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  644. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  645. if (error)
  646. IWL_WARN(priv, "check CCK & auto detect %d | %d\n",
  647. counter++, error);
  648. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  649. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  650. if (error)
  651. IWL_WARN(priv, "check TGG and auto detect %d | %d\n",
  652. counter++, error);
  653. if (error)
  654. IWL_WARN(priv, "Tuning to channel %d\n",
  655. le16_to_cpu(rxon->channel));
  656. if (error) {
  657. IWL_ERR(priv, "Not a valid iwl_rxon_assoc_cmd field values\n");
  658. return -1;
  659. }
  660. return 0;
  661. }
  662. EXPORT_SYMBOL(iwl_check_rxon_cmd);
  663. /**
  664. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  665. * @priv: staging_rxon is compared to active_rxon
  666. *
  667. * If the RXON structure is changing enough to require a new tune,
  668. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  669. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  670. */
  671. int iwl_full_rxon_required(struct iwl_priv *priv)
  672. {
  673. /* These items are only settable from the full RXON command */
  674. if (!(iwl_is_associated(priv)) ||
  675. compare_ether_addr(priv->staging_rxon.bssid_addr,
  676. priv->active_rxon.bssid_addr) ||
  677. compare_ether_addr(priv->staging_rxon.node_addr,
  678. priv->active_rxon.node_addr) ||
  679. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  680. priv->active_rxon.wlap_bssid_addr) ||
  681. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  682. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  683. (priv->staging_rxon.air_propagation !=
  684. priv->active_rxon.air_propagation) ||
  685. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  686. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  687. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  688. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  689. (priv->staging_rxon.ofdm_ht_triple_stream_basic_rates !=
  690. priv->active_rxon.ofdm_ht_triple_stream_basic_rates) ||
  691. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  692. return 1;
  693. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  694. * be updated with the RXON_ASSOC command -- however only some
  695. * flag transitions are allowed using RXON_ASSOC */
  696. /* Check if we are not switching bands */
  697. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  698. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  699. return 1;
  700. /* Check if we are switching association toggle */
  701. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  702. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  703. return 1;
  704. return 0;
  705. }
  706. EXPORT_SYMBOL(iwl_full_rxon_required);
  707. u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  708. {
  709. int i;
  710. int rate_mask;
  711. /* Set rate mask*/
  712. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  713. rate_mask = priv->active_rate_basic & IWL_CCK_RATES_MASK;
  714. else
  715. rate_mask = priv->active_rate_basic & IWL_OFDM_RATES_MASK;
  716. /* Find lowest valid rate */
  717. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  718. i = iwl_rates[i].next_ieee) {
  719. if (rate_mask & (1 << i))
  720. return iwl_rates[i].plcp;
  721. }
  722. /* No valid rate was found. Assign the lowest one */
  723. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  724. return IWL_RATE_1M_PLCP;
  725. else
  726. return IWL_RATE_6M_PLCP;
  727. }
  728. EXPORT_SYMBOL(iwl_rate_get_lowest_plcp);
  729. void iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_info *ht_info)
  730. {
  731. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  732. if (!ht_info->is_ht) {
  733. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  734. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK |
  735. RXON_FLG_HT40_PROT_MSK |
  736. RXON_FLG_HT_PROT_MSK);
  737. return;
  738. }
  739. /* FIXME: if the definition of ht_protection changed, the "translation"
  740. * will be needed for rxon->flags
  741. */
  742. rxon->flags |= cpu_to_le32(ht_info->ht_protection << RXON_FLG_HT_OPERATING_MODE_POS);
  743. /* Set up channel bandwidth:
  744. * 20 MHz only, 20/40 mixed or pure 40 if ht40 ok */
  745. /* clear the HT channel mode before set the mode */
  746. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  747. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  748. if (iwl_is_ht40_tx_allowed(priv, NULL)) {
  749. /* pure ht40 */
  750. if (ht_info->ht_protection == IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
  751. rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
  752. /* Note: control channel is opposite of extension channel */
  753. switch (ht_info->extension_chan_offset) {
  754. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  755. rxon->flags &= ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  756. break;
  757. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  758. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  759. break;
  760. }
  761. } else {
  762. /* Note: control channel is opposite of extension channel */
  763. switch (ht_info->extension_chan_offset) {
  764. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  765. rxon->flags &= ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  766. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  767. break;
  768. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  769. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  770. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  771. break;
  772. case IEEE80211_HT_PARAM_CHA_SEC_NONE:
  773. default:
  774. /* channel location only valid if in Mixed mode */
  775. IWL_ERR(priv, "invalid extension channel offset\n");
  776. break;
  777. }
  778. }
  779. } else {
  780. rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
  781. }
  782. if (priv->cfg->ops->hcmd->set_rxon_chain)
  783. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  784. IWL_DEBUG_ASSOC(priv, "supported HT rate 0x%X 0x%X 0x%X "
  785. "rxon flags 0x%X operation mode :0x%X "
  786. "extension channel offset 0x%x\n",
  787. ht_info->mcs.rx_mask[0],
  788. ht_info->mcs.rx_mask[1],
  789. ht_info->mcs.rx_mask[2],
  790. le32_to_cpu(rxon->flags), ht_info->ht_protection,
  791. ht_info->extension_chan_offset);
  792. return;
  793. }
  794. EXPORT_SYMBOL(iwl_set_rxon_ht);
  795. #define IWL_NUM_RX_CHAINS_MULTIPLE 3
  796. #define IWL_NUM_RX_CHAINS_SINGLE 2
  797. #define IWL_NUM_IDLE_CHAINS_DUAL 2
  798. #define IWL_NUM_IDLE_CHAINS_SINGLE 1
  799. /* Determine how many receiver/antenna chains to use.
  800. * More provides better reception via diversity. Fewer saves power.
  801. * MIMO (dual stream) requires at least 2, but works better with 3.
  802. * This does not determine *which* chains to use, just how many.
  803. */
  804. static int iwl_get_active_rx_chain_count(struct iwl_priv *priv)
  805. {
  806. bool is_single = is_single_rx_stream(priv);
  807. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  808. /* # of Rx chains to use when expecting MIMO. */
  809. if (is_single || (!is_cam && (priv->current_ht_config.sm_ps ==
  810. WLAN_HT_CAP_SM_PS_STATIC)))
  811. return IWL_NUM_RX_CHAINS_SINGLE;
  812. else
  813. return IWL_NUM_RX_CHAINS_MULTIPLE;
  814. }
  815. static int iwl_get_idle_rx_chain_count(struct iwl_priv *priv, int active_cnt)
  816. {
  817. int idle_cnt;
  818. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  819. /* # Rx chains when idling and maybe trying to save power */
  820. switch (priv->current_ht_config.sm_ps) {
  821. case WLAN_HT_CAP_SM_PS_STATIC:
  822. case WLAN_HT_CAP_SM_PS_DYNAMIC:
  823. idle_cnt = (is_cam) ? IWL_NUM_IDLE_CHAINS_DUAL :
  824. IWL_NUM_IDLE_CHAINS_SINGLE;
  825. break;
  826. case WLAN_HT_CAP_SM_PS_DISABLED:
  827. idle_cnt = (is_cam) ? active_cnt : IWL_NUM_IDLE_CHAINS_SINGLE;
  828. break;
  829. case WLAN_HT_CAP_SM_PS_INVALID:
  830. default:
  831. IWL_ERR(priv, "invalid mimo ps mode %d\n",
  832. priv->current_ht_config.sm_ps);
  833. WARN_ON(1);
  834. idle_cnt = -1;
  835. break;
  836. }
  837. return idle_cnt;
  838. }
  839. /* up to 4 chains */
  840. static u8 iwl_count_chain_bitmap(u32 chain_bitmap)
  841. {
  842. u8 res;
  843. res = (chain_bitmap & BIT(0)) >> 0;
  844. res += (chain_bitmap & BIT(1)) >> 1;
  845. res += (chain_bitmap & BIT(2)) >> 2;
  846. res += (chain_bitmap & BIT(4)) >> 4;
  847. return res;
  848. }
  849. /**
  850. * iwl_is_monitor_mode - Determine if interface in monitor mode
  851. *
  852. * priv->iw_mode is set in add_interface, but add_interface is
  853. * never called for monitor mode. The only way mac80211 informs us about
  854. * monitor mode is through configuring filters (call to configure_filter).
  855. */
  856. bool iwl_is_monitor_mode(struct iwl_priv *priv)
  857. {
  858. return !!(priv->staging_rxon.filter_flags & RXON_FILTER_PROMISC_MSK);
  859. }
  860. EXPORT_SYMBOL(iwl_is_monitor_mode);
  861. /**
  862. * iwl_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
  863. *
  864. * Selects how many and which Rx receivers/antennas/chains to use.
  865. * This should not be used for scan command ... it puts data in wrong place.
  866. */
  867. void iwl_set_rxon_chain(struct iwl_priv *priv)
  868. {
  869. bool is_single = is_single_rx_stream(priv);
  870. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  871. u8 idle_rx_cnt, active_rx_cnt, valid_rx_cnt;
  872. u32 active_chains;
  873. u16 rx_chain;
  874. /* Tell uCode which antennas are actually connected.
  875. * Before first association, we assume all antennas are connected.
  876. * Just after first association, iwl_chain_noise_calibration()
  877. * checks which antennas actually *are* connected. */
  878. if (priv->chain_noise_data.active_chains)
  879. active_chains = priv->chain_noise_data.active_chains;
  880. else
  881. active_chains = priv->hw_params.valid_rx_ant;
  882. rx_chain = active_chains << RXON_RX_CHAIN_VALID_POS;
  883. /* How many receivers should we use? */
  884. active_rx_cnt = iwl_get_active_rx_chain_count(priv);
  885. idle_rx_cnt = iwl_get_idle_rx_chain_count(priv, active_rx_cnt);
  886. /* correct rx chain count according hw settings
  887. * and chain noise calibration
  888. */
  889. valid_rx_cnt = iwl_count_chain_bitmap(active_chains);
  890. if (valid_rx_cnt < active_rx_cnt)
  891. active_rx_cnt = valid_rx_cnt;
  892. if (valid_rx_cnt < idle_rx_cnt)
  893. idle_rx_cnt = valid_rx_cnt;
  894. rx_chain |= active_rx_cnt << RXON_RX_CHAIN_MIMO_CNT_POS;
  895. rx_chain |= idle_rx_cnt << RXON_RX_CHAIN_CNT_POS;
  896. /* copied from 'iwl_bg_request_scan()' */
  897. /* Force use of chains B and C (0x6) for Rx for 4965
  898. * Avoid A (0x1) because of its off-channel reception on A-band.
  899. * MIMO is not used here, but value is required */
  900. if (iwl_is_monitor_mode(priv) &&
  901. !(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) &&
  902. ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) == CSR_HW_REV_TYPE_4965)) {
  903. rx_chain = ANT_ABC << RXON_RX_CHAIN_VALID_POS;
  904. rx_chain |= ANT_BC << RXON_RX_CHAIN_FORCE_SEL_POS;
  905. rx_chain |= ANT_ABC << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS;
  906. rx_chain |= 0x1 << RXON_RX_CHAIN_DRIVER_FORCE_POS;
  907. }
  908. priv->staging_rxon.rx_chain = cpu_to_le16(rx_chain);
  909. if (!is_single && (active_rx_cnt >= IWL_NUM_RX_CHAINS_SINGLE) && is_cam)
  910. priv->staging_rxon.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
  911. else
  912. priv->staging_rxon.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
  913. IWL_DEBUG_ASSOC(priv, "rx_chain=0x%X active=%d idle=%d\n",
  914. priv->staging_rxon.rx_chain,
  915. active_rx_cnt, idle_rx_cnt);
  916. WARN_ON(active_rx_cnt == 0 || idle_rx_cnt == 0 ||
  917. active_rx_cnt < idle_rx_cnt);
  918. }
  919. EXPORT_SYMBOL(iwl_set_rxon_chain);
  920. /**
  921. * iwl_set_rxon_channel - Set the phymode and channel values in staging RXON
  922. * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz
  923. * @channel: Any channel valid for the requested phymode
  924. * In addition to setting the staging RXON, priv->phymode is also set.
  925. *
  926. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  927. * in the staging RXON flag structure based on the phymode
  928. */
  929. int iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch)
  930. {
  931. enum ieee80211_band band = ch->band;
  932. u16 channel = ieee80211_frequency_to_channel(ch->center_freq);
  933. if (!iwl_get_channel_info(priv, band, channel)) {
  934. IWL_DEBUG_INFO(priv, "Could not set channel to %d [%d]\n",
  935. channel, band);
  936. return -EINVAL;
  937. }
  938. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  939. (priv->band == band))
  940. return 0;
  941. priv->staging_rxon.channel = cpu_to_le16(channel);
  942. if (band == IEEE80211_BAND_5GHZ)
  943. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  944. else
  945. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  946. priv->band = band;
  947. IWL_DEBUG_INFO(priv, "Staging channel set to %d [%d]\n", channel, band);
  948. return 0;
  949. }
  950. EXPORT_SYMBOL(iwl_set_rxon_channel);
  951. void iwl_set_flags_for_band(struct iwl_priv *priv,
  952. enum ieee80211_band band)
  953. {
  954. if (band == IEEE80211_BAND_5GHZ) {
  955. priv->staging_rxon.flags &=
  956. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  957. | RXON_FLG_CCK_MSK);
  958. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  959. } else {
  960. /* Copied from iwl_post_associate() */
  961. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  962. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  963. else
  964. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  965. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  966. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  967. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  968. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  969. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  970. }
  971. }
  972. /*
  973. * initialize rxon structure with default values from eeprom
  974. */
  975. void iwl_connection_init_rx_config(struct iwl_priv *priv, int mode)
  976. {
  977. const struct iwl_channel_info *ch_info;
  978. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  979. switch (mode) {
  980. case NL80211_IFTYPE_AP:
  981. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  982. break;
  983. case NL80211_IFTYPE_STATION:
  984. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  985. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  986. break;
  987. case NL80211_IFTYPE_ADHOC:
  988. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  989. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  990. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  991. RXON_FILTER_ACCEPT_GRP_MSK;
  992. break;
  993. default:
  994. IWL_ERR(priv, "Unsupported interface type %d\n", mode);
  995. break;
  996. }
  997. #if 0
  998. /* TODO: Figure out when short_preamble would be set and cache from
  999. * that */
  1000. if (!hw_to_local(priv->hw)->short_preamble)
  1001. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1002. else
  1003. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1004. #endif
  1005. ch_info = iwl_get_channel_info(priv, priv->band,
  1006. le16_to_cpu(priv->active_rxon.channel));
  1007. if (!ch_info)
  1008. ch_info = &priv->channel_info[0];
  1009. /*
  1010. * in some case A channels are all non IBSS
  1011. * in this case force B/G channel
  1012. */
  1013. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC) &&
  1014. !(is_channel_ibss(ch_info)))
  1015. ch_info = &priv->channel_info[0];
  1016. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  1017. priv->band = ch_info->band;
  1018. iwl_set_flags_for_band(priv, priv->band);
  1019. priv->staging_rxon.ofdm_basic_rates =
  1020. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1021. priv->staging_rxon.cck_basic_rates =
  1022. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1023. /* clear both MIX and PURE40 mode flag */
  1024. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED |
  1025. RXON_FLG_CHANNEL_MODE_PURE_40);
  1026. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1027. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  1028. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  1029. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  1030. priv->staging_rxon.ofdm_ht_triple_stream_basic_rates = 0xff;
  1031. }
  1032. EXPORT_SYMBOL(iwl_connection_init_rx_config);
  1033. static void iwl_set_rate(struct iwl_priv *priv)
  1034. {
  1035. const struct ieee80211_supported_band *hw = NULL;
  1036. struct ieee80211_rate *rate;
  1037. int i;
  1038. hw = iwl_get_hw_mode(priv, priv->band);
  1039. if (!hw) {
  1040. IWL_ERR(priv, "Failed to set rate: unable to get hw mode\n");
  1041. return;
  1042. }
  1043. priv->active_rate = 0;
  1044. priv->active_rate_basic = 0;
  1045. for (i = 0; i < hw->n_bitrates; i++) {
  1046. rate = &(hw->bitrates[i]);
  1047. if (rate->hw_value < IWL_RATE_COUNT)
  1048. priv->active_rate |= (1 << rate->hw_value);
  1049. }
  1050. IWL_DEBUG_RATE(priv, "Set active_rate = %0x, active_rate_basic = %0x\n",
  1051. priv->active_rate, priv->active_rate_basic);
  1052. /*
  1053. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  1054. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  1055. * OFDM
  1056. */
  1057. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  1058. priv->staging_rxon.cck_basic_rates =
  1059. ((priv->active_rate_basic &
  1060. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  1061. else
  1062. priv->staging_rxon.cck_basic_rates =
  1063. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1064. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  1065. priv->staging_rxon.ofdm_basic_rates =
  1066. ((priv->active_rate_basic &
  1067. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  1068. IWL_FIRST_OFDM_RATE) & 0xFF;
  1069. else
  1070. priv->staging_rxon.ofdm_basic_rates =
  1071. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1072. }
  1073. void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  1074. {
  1075. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1076. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  1077. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  1078. IWL_DEBUG_11H(priv, "CSA notif: channel %d, status %d\n",
  1079. le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
  1080. rxon->channel = csa->channel;
  1081. priv->staging_rxon.channel = csa->channel;
  1082. }
  1083. EXPORT_SYMBOL(iwl_rx_csa);
  1084. #ifdef CONFIG_IWLWIFI_DEBUG
  1085. static void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  1086. {
  1087. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  1088. IWL_DEBUG_RADIO(priv, "RX CONFIG:\n");
  1089. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  1090. IWL_DEBUG_RADIO(priv, "u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  1091. IWL_DEBUG_RADIO(priv, "u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  1092. IWL_DEBUG_RADIO(priv, "u32 filter_flags: 0x%08x\n",
  1093. le32_to_cpu(rxon->filter_flags));
  1094. IWL_DEBUG_RADIO(priv, "u8 dev_type: 0x%x\n", rxon->dev_type);
  1095. IWL_DEBUG_RADIO(priv, "u8 ofdm_basic_rates: 0x%02x\n",
  1096. rxon->ofdm_basic_rates);
  1097. IWL_DEBUG_RADIO(priv, "u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  1098. IWL_DEBUG_RADIO(priv, "u8[6] node_addr: %pM\n", rxon->node_addr);
  1099. IWL_DEBUG_RADIO(priv, "u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  1100. IWL_DEBUG_RADIO(priv, "u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  1101. }
  1102. static const char *desc_lookup_text[] = {
  1103. "OK",
  1104. "FAIL",
  1105. "BAD_PARAM",
  1106. "BAD_CHECKSUM",
  1107. "NMI_INTERRUPT_WDG",
  1108. "SYSASSERT",
  1109. "FATAL_ERROR",
  1110. "BAD_COMMAND",
  1111. "HW_ERROR_TUNE_LOCK",
  1112. "HW_ERROR_TEMPERATURE",
  1113. "ILLEGAL_CHAN_FREQ",
  1114. "VCC_NOT_STABLE",
  1115. "FH_ERROR",
  1116. "NMI_INTERRUPT_HOST",
  1117. "NMI_INTERRUPT_ACTION_PT",
  1118. "NMI_INTERRUPT_UNKNOWN",
  1119. "UCODE_VERSION_MISMATCH",
  1120. "HW_ERROR_ABS_LOCK",
  1121. "HW_ERROR_CAL_LOCK_FAIL",
  1122. "NMI_INTERRUPT_INST_ACTION_PT",
  1123. "NMI_INTERRUPT_DATA_ACTION_PT",
  1124. "NMI_TRM_HW_ER",
  1125. "NMI_INTERRUPT_TRM",
  1126. "NMI_INTERRUPT_BREAK_POINT"
  1127. "DEBUG_0",
  1128. "DEBUG_1",
  1129. "DEBUG_2",
  1130. "DEBUG_3",
  1131. "UNKNOWN"
  1132. };
  1133. static const char *desc_lookup(int i)
  1134. {
  1135. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1136. if (i < 0 || i > max)
  1137. i = max;
  1138. return desc_lookup_text[i];
  1139. }
  1140. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1141. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1142. static void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1143. {
  1144. u32 data2, line;
  1145. u32 desc, time, count, base, data1;
  1146. u32 blink1, blink2, ilink1, ilink2;
  1147. if (priv->ucode_type == UCODE_INIT)
  1148. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1149. else
  1150. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1151. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1152. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1153. return;
  1154. }
  1155. count = iwl_read_targ_mem(priv, base);
  1156. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1157. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1158. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1159. priv->status, count);
  1160. }
  1161. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1162. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1163. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1164. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1165. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1166. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1167. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1168. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1169. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1170. IWL_ERR(priv, "Desc Time "
  1171. "data1 data2 line\n");
  1172. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1173. desc_lookup(desc), desc, time, data1, data2, line);
  1174. IWL_ERR(priv, "blink1 blink2 ilink1 ilink2\n");
  1175. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  1176. ilink1, ilink2);
  1177. }
  1178. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1179. /**
  1180. * iwl_print_event_log - Dump error event log to syslog
  1181. *
  1182. */
  1183. static void iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1184. u32 num_events, u32 mode)
  1185. {
  1186. u32 i;
  1187. u32 base; /* SRAM byte address of event log header */
  1188. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1189. u32 ptr; /* SRAM byte address of log data */
  1190. u32 ev, time, data; /* event log data */
  1191. if (num_events == 0)
  1192. return;
  1193. if (priv->ucode_type == UCODE_INIT)
  1194. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1195. else
  1196. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1197. if (mode == 0)
  1198. event_size = 2 * sizeof(u32);
  1199. else
  1200. event_size = 3 * sizeof(u32);
  1201. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1202. /* "time" is actually "data" for mode 0 (no timestamp).
  1203. * place event id # at far right for easier visual parsing. */
  1204. for (i = 0; i < num_events; i++) {
  1205. ev = iwl_read_targ_mem(priv, ptr);
  1206. ptr += sizeof(u32);
  1207. time = iwl_read_targ_mem(priv, ptr);
  1208. ptr += sizeof(u32);
  1209. if (mode == 0) {
  1210. /* data, ev */
  1211. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n", time, ev);
  1212. } else {
  1213. data = iwl_read_targ_mem(priv, ptr);
  1214. ptr += sizeof(u32);
  1215. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1216. time, data, ev);
  1217. }
  1218. }
  1219. }
  1220. void iwl_dump_nic_event_log(struct iwl_priv *priv)
  1221. {
  1222. u32 base; /* SRAM byte address of event log header */
  1223. u32 capacity; /* event log capacity in # entries */
  1224. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1225. u32 num_wraps; /* # times uCode wrapped to top of log */
  1226. u32 next_entry; /* index of next entry to be written by uCode */
  1227. u32 size; /* # entries that we'll print */
  1228. if (priv->ucode_type == UCODE_INIT)
  1229. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1230. else
  1231. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1232. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1233. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1234. return;
  1235. }
  1236. /* event log header */
  1237. capacity = iwl_read_targ_mem(priv, base);
  1238. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1239. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1240. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1241. size = num_wraps ? capacity : next_entry;
  1242. /* bail out if nothing in log */
  1243. if (size == 0) {
  1244. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1245. return;
  1246. }
  1247. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1248. size, num_wraps);
  1249. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1250. * i.e the next one that uCode would fill. */
  1251. if (num_wraps)
  1252. iwl_print_event_log(priv, next_entry,
  1253. capacity - next_entry, mode);
  1254. /* (then/else) start at top of log */
  1255. iwl_print_event_log(priv, 0, next_entry, mode);
  1256. }
  1257. #endif
  1258. /**
  1259. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  1260. */
  1261. void iwl_irq_handle_error(struct iwl_priv *priv)
  1262. {
  1263. /* Set the FW error flag -- cleared on iwl_down */
  1264. set_bit(STATUS_FW_ERROR, &priv->status);
  1265. /* Cancel currently queued command. */
  1266. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  1267. #ifdef CONFIG_IWLWIFI_DEBUG
  1268. if (iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) {
  1269. iwl_dump_nic_error_log(priv);
  1270. iwl_dump_nic_event_log(priv);
  1271. iwl_print_rx_config_cmd(priv);
  1272. }
  1273. #endif
  1274. wake_up_interruptible(&priv->wait_command_queue);
  1275. /* Keep the restart process from trying to send host
  1276. * commands by clearing the INIT status bit */
  1277. clear_bit(STATUS_READY, &priv->status);
  1278. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1279. IWL_DEBUG(priv, IWL_DL_FW_ERRORS,
  1280. "Restarting adapter due to uCode error.\n");
  1281. if (priv->cfg->mod_params->restart_fw)
  1282. queue_work(priv->workqueue, &priv->restart);
  1283. }
  1284. }
  1285. EXPORT_SYMBOL(iwl_irq_handle_error);
  1286. void iwl_configure_filter(struct ieee80211_hw *hw,
  1287. unsigned int changed_flags,
  1288. unsigned int *total_flags,
  1289. int mc_count, struct dev_addr_list *mc_list)
  1290. {
  1291. struct iwl_priv *priv = hw->priv;
  1292. __le32 *filter_flags = &priv->staging_rxon.filter_flags;
  1293. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  1294. changed_flags, *total_flags);
  1295. if (changed_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS)) {
  1296. if (*total_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS))
  1297. *filter_flags |= RXON_FILTER_PROMISC_MSK;
  1298. else
  1299. *filter_flags &= ~RXON_FILTER_PROMISC_MSK;
  1300. }
  1301. if (changed_flags & FIF_ALLMULTI) {
  1302. if (*total_flags & FIF_ALLMULTI)
  1303. *filter_flags |= RXON_FILTER_ACCEPT_GRP_MSK;
  1304. else
  1305. *filter_flags &= ~RXON_FILTER_ACCEPT_GRP_MSK;
  1306. }
  1307. if (changed_flags & FIF_CONTROL) {
  1308. if (*total_flags & FIF_CONTROL)
  1309. *filter_flags |= RXON_FILTER_CTL2HOST_MSK;
  1310. else
  1311. *filter_flags &= ~RXON_FILTER_CTL2HOST_MSK;
  1312. }
  1313. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  1314. if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
  1315. *filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
  1316. else
  1317. *filter_flags &= ~RXON_FILTER_BCON_AWARE_MSK;
  1318. }
  1319. /* We avoid iwl_commit_rxon here to commit the new filter flags
  1320. * since mac80211 will call ieee80211_hw_config immediately.
  1321. * (mc_list is not supported at this time). Otherwise, we need to
  1322. * queue a background iwl_commit_rxon work.
  1323. */
  1324. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  1325. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  1326. }
  1327. EXPORT_SYMBOL(iwl_configure_filter);
  1328. int iwl_setup_mac(struct iwl_priv *priv)
  1329. {
  1330. int ret;
  1331. struct ieee80211_hw *hw = priv->hw;
  1332. hw->rate_control_algorithm = "iwl-agn-rs";
  1333. /* Tell mac80211 our characteristics */
  1334. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  1335. IEEE80211_HW_NOISE_DBM |
  1336. IEEE80211_HW_AMPDU_AGGREGATION |
  1337. IEEE80211_HW_SPECTRUM_MGMT |
  1338. IEEE80211_HW_SUPPORTS_PS;
  1339. hw->wiphy->interface_modes =
  1340. BIT(NL80211_IFTYPE_STATION) |
  1341. BIT(NL80211_IFTYPE_ADHOC);
  1342. hw->wiphy->custom_regulatory = true;
  1343. /* Firmware does not support this */
  1344. hw->wiphy->disable_beacon_hints = true;
  1345. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  1346. /* we create the 802.11 header and a zero-length SSID element */
  1347. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  1348. /* Default value; 4 EDCA QOS priorities */
  1349. hw->queues = 4;
  1350. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  1351. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  1352. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  1353. &priv->bands[IEEE80211_BAND_2GHZ];
  1354. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  1355. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  1356. &priv->bands[IEEE80211_BAND_5GHZ];
  1357. ret = ieee80211_register_hw(priv->hw);
  1358. if (ret) {
  1359. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  1360. return ret;
  1361. }
  1362. priv->mac80211_registered = 1;
  1363. return 0;
  1364. }
  1365. EXPORT_SYMBOL(iwl_setup_mac);
  1366. int iwl_set_hw_params(struct iwl_priv *priv)
  1367. {
  1368. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  1369. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  1370. if (priv->cfg->mod_params->amsdu_size_8K)
  1371. priv->hw_params.rx_buf_size = IWL_RX_BUF_SIZE_8K;
  1372. else
  1373. priv->hw_params.rx_buf_size = IWL_RX_BUF_SIZE_4K;
  1374. priv->hw_params.max_pkt_size = priv->hw_params.rx_buf_size - 256;
  1375. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  1376. if (priv->cfg->mod_params->disable_11n)
  1377. priv->cfg->sku &= ~IWL_SKU_N;
  1378. /* Device-specific setup */
  1379. return priv->cfg->ops->lib->set_hw_params(priv);
  1380. }
  1381. EXPORT_SYMBOL(iwl_set_hw_params);
  1382. int iwl_init_drv(struct iwl_priv *priv)
  1383. {
  1384. int ret;
  1385. priv->ibss_beacon = NULL;
  1386. spin_lock_init(&priv->lock);
  1387. spin_lock_init(&priv->sta_lock);
  1388. spin_lock_init(&priv->hcmd_lock);
  1389. INIT_LIST_HEAD(&priv->free_frames);
  1390. mutex_init(&priv->mutex);
  1391. /* Clear the driver's (not device's) station table */
  1392. iwl_clear_stations_table(priv);
  1393. priv->data_retry_limit = -1;
  1394. priv->ieee_channels = NULL;
  1395. priv->ieee_rates = NULL;
  1396. priv->band = IEEE80211_BAND_2GHZ;
  1397. priv->iw_mode = NL80211_IFTYPE_STATION;
  1398. priv->current_ht_config.sm_ps = WLAN_HT_CAP_SM_PS_DISABLED;
  1399. /* Choose which receivers/antennas to use */
  1400. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1401. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1402. iwl_init_scan_params(priv);
  1403. iwl_reset_qos(priv);
  1404. priv->qos_data.qos_active = 0;
  1405. priv->qos_data.qos_cap.val = 0;
  1406. priv->rates_mask = IWL_RATES_MASK;
  1407. /* If power management is turned on, default to CAM mode */
  1408. priv->power_mode = IWL_POWER_MODE_CAM;
  1409. priv->tx_power_user_lmt = IWL_TX_POWER_TARGET_POWER_MAX;
  1410. ret = iwl_init_channel_map(priv);
  1411. if (ret) {
  1412. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  1413. goto err;
  1414. }
  1415. ret = iwlcore_init_geos(priv);
  1416. if (ret) {
  1417. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  1418. goto err_free_channel_map;
  1419. }
  1420. iwlcore_init_hw_rates(priv, priv->ieee_rates);
  1421. return 0;
  1422. err_free_channel_map:
  1423. iwl_free_channel_map(priv);
  1424. err:
  1425. return ret;
  1426. }
  1427. EXPORT_SYMBOL(iwl_init_drv);
  1428. int iwl_set_tx_power(struct iwl_priv *priv, s8 tx_power, bool force)
  1429. {
  1430. int ret = 0;
  1431. if (tx_power < IWL_TX_POWER_TARGET_POWER_MIN) {
  1432. IWL_WARN(priv, "Requested user TXPOWER %d below lower limit %d.\n",
  1433. tx_power,
  1434. IWL_TX_POWER_TARGET_POWER_MIN);
  1435. return -EINVAL;
  1436. }
  1437. if (tx_power > IWL_TX_POWER_TARGET_POWER_MAX) {
  1438. IWL_WARN(priv, "Requested user TXPOWER %d above upper limit %d.\n",
  1439. tx_power,
  1440. IWL_TX_POWER_TARGET_POWER_MAX);
  1441. return -EINVAL;
  1442. }
  1443. if (priv->tx_power_user_lmt != tx_power)
  1444. force = true;
  1445. priv->tx_power_user_lmt = tx_power;
  1446. /* if nic is not up don't send command */
  1447. if (!iwl_is_ready_rf(priv))
  1448. return ret;
  1449. if (force && priv->cfg->ops->lib->send_tx_power)
  1450. ret = priv->cfg->ops->lib->send_tx_power(priv);
  1451. return ret;
  1452. }
  1453. EXPORT_SYMBOL(iwl_set_tx_power);
  1454. void iwl_uninit_drv(struct iwl_priv *priv)
  1455. {
  1456. iwl_calib_free_results(priv);
  1457. iwlcore_free_geos(priv);
  1458. iwl_free_channel_map(priv);
  1459. kfree(priv->scan);
  1460. }
  1461. EXPORT_SYMBOL(iwl_uninit_drv);
  1462. #define ICT_COUNT (PAGE_SIZE/sizeof(u32))
  1463. /* Free dram table */
  1464. void iwl_free_isr_ict(struct iwl_priv *priv)
  1465. {
  1466. if (priv->ict_tbl_vir) {
  1467. pci_free_consistent(priv->pci_dev, (sizeof(u32) * ICT_COUNT) +
  1468. PAGE_SIZE, priv->ict_tbl_vir,
  1469. priv->ict_tbl_dma);
  1470. priv->ict_tbl_vir = NULL;
  1471. }
  1472. }
  1473. EXPORT_SYMBOL(iwl_free_isr_ict);
  1474. /* allocate dram shared table it is a PAGE_SIZE aligned
  1475. * also reset all data related to ICT table interrupt.
  1476. */
  1477. int iwl_alloc_isr_ict(struct iwl_priv *priv)
  1478. {
  1479. if (priv->cfg->use_isr_legacy)
  1480. return 0;
  1481. /* allocate shrared data table */
  1482. priv->ict_tbl_vir = pci_alloc_consistent(priv->pci_dev, (sizeof(u32) *
  1483. ICT_COUNT) + PAGE_SIZE,
  1484. &priv->ict_tbl_dma);
  1485. if (!priv->ict_tbl_vir)
  1486. return -ENOMEM;
  1487. /* align table to PAGE_SIZE boundry */
  1488. priv->aligned_ict_tbl_dma = ALIGN(priv->ict_tbl_dma, PAGE_SIZE);
  1489. IWL_DEBUG_ISR(priv, "ict dma addr %Lx dma aligned %Lx diff %d\n",
  1490. (unsigned long long)priv->ict_tbl_dma,
  1491. (unsigned long long)priv->aligned_ict_tbl_dma,
  1492. (int)(priv->aligned_ict_tbl_dma - priv->ict_tbl_dma));
  1493. priv->ict_tbl = priv->ict_tbl_vir +
  1494. (priv->aligned_ict_tbl_dma - priv->ict_tbl_dma);
  1495. IWL_DEBUG_ISR(priv, "ict vir addr %p vir aligned %p diff %d\n",
  1496. priv->ict_tbl, priv->ict_tbl_vir,
  1497. (int)(priv->aligned_ict_tbl_dma - priv->ict_tbl_dma));
  1498. /* reset table and index to all 0 */
  1499. memset(priv->ict_tbl_vir,0, (sizeof(u32) * ICT_COUNT) + PAGE_SIZE);
  1500. priv->ict_index = 0;
  1501. /* add periodic RX interrupt */
  1502. priv->inta_mask |= CSR_INT_BIT_RX_PERIODIC;
  1503. return 0;
  1504. }
  1505. EXPORT_SYMBOL(iwl_alloc_isr_ict);
  1506. /* Device is going up inform it about using ICT interrupt table,
  1507. * also we need to tell the driver to start using ICT interrupt.
  1508. */
  1509. int iwl_reset_ict(struct iwl_priv *priv)
  1510. {
  1511. u32 val;
  1512. unsigned long flags;
  1513. if (!priv->ict_tbl_vir)
  1514. return 0;
  1515. spin_lock_irqsave(&priv->lock, flags);
  1516. iwl_disable_interrupts(priv);
  1517. memset(&priv->ict_tbl[0],0, sizeof(u32) * ICT_COUNT);
  1518. val = priv->aligned_ict_tbl_dma >> PAGE_SHIFT;
  1519. val |= CSR_DRAM_INT_TBL_ENABLE;
  1520. val |= CSR_DRAM_INIT_TBL_WRAP_CHECK;
  1521. IWL_DEBUG_ISR(priv, "CSR_DRAM_INT_TBL_REG =0x%X "
  1522. "aligned dma address %Lx\n",
  1523. val, (unsigned long long)priv->aligned_ict_tbl_dma);
  1524. iwl_write32(priv, CSR_DRAM_INT_TBL_REG, val);
  1525. priv->use_ict = true;
  1526. priv->ict_index = 0;
  1527. iwl_write32(priv, CSR_INT, priv->inta_mask);
  1528. iwl_enable_interrupts(priv);
  1529. spin_unlock_irqrestore(&priv->lock, flags);
  1530. return 0;
  1531. }
  1532. EXPORT_SYMBOL(iwl_reset_ict);
  1533. /* Device is going down disable ict interrupt usage */
  1534. void iwl_disable_ict(struct iwl_priv *priv)
  1535. {
  1536. unsigned long flags;
  1537. spin_lock_irqsave(&priv->lock, flags);
  1538. priv->use_ict = false;
  1539. spin_unlock_irqrestore(&priv->lock, flags);
  1540. }
  1541. EXPORT_SYMBOL(iwl_disable_ict);
  1542. /* interrupt handler using ict table, with this interrupt driver will
  1543. * stop using INTA register to get device's interrupt, reading this register
  1544. * is expensive, device will write interrupts in ICT dram table, increment
  1545. * index then will fire interrupt to driver, driver will OR all ICT table
  1546. * entries from current index up to table entry with 0 value. the result is
  1547. * the interrupt we need to service, driver will set the entries back to 0 and
  1548. * set index.
  1549. */
  1550. irqreturn_t iwl_isr_ict(int irq, void *data)
  1551. {
  1552. struct iwl_priv *priv = data;
  1553. u32 inta, inta_mask;
  1554. u32 val = 0;
  1555. if (!priv)
  1556. return IRQ_NONE;
  1557. /* dram interrupt table not set yet,
  1558. * use legacy interrupt.
  1559. */
  1560. if (!priv->use_ict)
  1561. return iwl_isr(irq, data);
  1562. spin_lock(&priv->lock);
  1563. /* Disable (but don't clear!) interrupts here to avoid
  1564. * back-to-back ISRs and sporadic interrupts from our NIC.
  1565. * If we have something to service, the tasklet will re-enable ints.
  1566. * If we *don't* have something, we'll re-enable before leaving here.
  1567. */
  1568. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1569. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1570. /* Ignore interrupt if there's nothing in NIC to service.
  1571. * This may be due to IRQ shared with another device,
  1572. * or due to sporadic interrupts thrown from our NIC. */
  1573. if (!priv->ict_tbl[priv->ict_index]) {
  1574. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0\n");
  1575. goto none;
  1576. }
  1577. /* read all entries that not 0 start with ict_index */
  1578. while (priv->ict_tbl[priv->ict_index]) {
  1579. val |= priv->ict_tbl[priv->ict_index];
  1580. IWL_DEBUG_ISR(priv, "ICT index %d value 0x%08X\n",
  1581. priv->ict_index,
  1582. priv->ict_tbl[priv->ict_index]);
  1583. priv->ict_tbl[priv->ict_index] = 0;
  1584. priv->ict_index = iwl_queue_inc_wrap(priv->ict_index,
  1585. ICT_COUNT);
  1586. }
  1587. /* We should not get this value, just ignore it. */
  1588. if (val == 0xffffffff)
  1589. val = 0;
  1590. inta = (0xff & val) | ((0xff00 & val) << 16);
  1591. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x ict 0x%08x\n",
  1592. inta, inta_mask, val);
  1593. inta &= priv->inta_mask;
  1594. priv->inta |= inta;
  1595. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1596. if (likely(inta))
  1597. tasklet_schedule(&priv->irq_tasklet);
  1598. else if (test_bit(STATUS_INT_ENABLED, &priv->status) && !priv->inta) {
  1599. /* Allow interrupt if was disabled by this handler and
  1600. * no tasklet was schedules, We should not enable interrupt,
  1601. * tasklet will enable it.
  1602. */
  1603. iwl_enable_interrupts(priv);
  1604. }
  1605. spin_unlock(&priv->lock);
  1606. return IRQ_HANDLED;
  1607. none:
  1608. /* re-enable interrupts here since we don't have anything to service.
  1609. * only Re-enable if disabled by irq.
  1610. */
  1611. if (test_bit(STATUS_INT_ENABLED, &priv->status) && !priv->inta)
  1612. iwl_enable_interrupts(priv);
  1613. spin_unlock(&priv->lock);
  1614. return IRQ_NONE;
  1615. }
  1616. EXPORT_SYMBOL(iwl_isr_ict);
  1617. static irqreturn_t iwl_isr(int irq, void *data)
  1618. {
  1619. struct iwl_priv *priv = data;
  1620. u32 inta, inta_mask;
  1621. #ifdef CONFIG_IWLWIFI_DEBUG
  1622. u32 inta_fh;
  1623. #endif
  1624. if (!priv)
  1625. return IRQ_NONE;
  1626. spin_lock(&priv->lock);
  1627. /* Disable (but don't clear!) interrupts here to avoid
  1628. * back-to-back ISRs and sporadic interrupts from our NIC.
  1629. * If we have something to service, the tasklet will re-enable ints.
  1630. * If we *don't* have something, we'll re-enable before leaving here. */
  1631. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1632. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1633. /* Discover which interrupts are active/pending */
  1634. inta = iwl_read32(priv, CSR_INT);
  1635. /* Ignore interrupt if there's nothing in NIC to service.
  1636. * This may be due to IRQ shared with another device,
  1637. * or due to sporadic interrupts thrown from our NIC. */
  1638. if (!inta) {
  1639. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0\n");
  1640. goto none;
  1641. }
  1642. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1643. /* Hardware disappeared. It might have already raised
  1644. * an interrupt */
  1645. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1646. goto unplugged;
  1647. }
  1648. #ifdef CONFIG_IWLWIFI_DEBUG
  1649. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1650. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1651. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, "
  1652. "fh 0x%08x\n", inta, inta_mask, inta_fh);
  1653. }
  1654. #endif
  1655. priv->inta |= inta;
  1656. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1657. if (likely(inta))
  1658. tasklet_schedule(&priv->irq_tasklet);
  1659. else if (test_bit(STATUS_INT_ENABLED, &priv->status) && !priv->inta)
  1660. iwl_enable_interrupts(priv);
  1661. unplugged:
  1662. spin_unlock(&priv->lock);
  1663. return IRQ_HANDLED;
  1664. none:
  1665. /* re-enable interrupts here since we don't have anything to service. */
  1666. /* only Re-enable if diabled by irq and no schedules tasklet. */
  1667. if (test_bit(STATUS_INT_ENABLED, &priv->status) && !priv->inta)
  1668. iwl_enable_interrupts(priv);
  1669. spin_unlock(&priv->lock);
  1670. return IRQ_NONE;
  1671. }
  1672. irqreturn_t iwl_isr_legacy(int irq, void *data)
  1673. {
  1674. struct iwl_priv *priv = data;
  1675. u32 inta, inta_mask;
  1676. u32 inta_fh;
  1677. if (!priv)
  1678. return IRQ_NONE;
  1679. spin_lock(&priv->lock);
  1680. /* Disable (but don't clear!) interrupts here to avoid
  1681. * back-to-back ISRs and sporadic interrupts from our NIC.
  1682. * If we have something to service, the tasklet will re-enable ints.
  1683. * If we *don't* have something, we'll re-enable before leaving here. */
  1684. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1685. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1686. /* Discover which interrupts are active/pending */
  1687. inta = iwl_read32(priv, CSR_INT);
  1688. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1689. /* Ignore interrupt if there's nothing in NIC to service.
  1690. * This may be due to IRQ shared with another device,
  1691. * or due to sporadic interrupts thrown from our NIC. */
  1692. if (!inta && !inta_fh) {
  1693. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1694. goto none;
  1695. }
  1696. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1697. /* Hardware disappeared. It might have already raised
  1698. * an interrupt */
  1699. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1700. goto unplugged;
  1701. }
  1702. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1703. inta, inta_mask, inta_fh);
  1704. inta &= ~CSR_INT_BIT_SCD;
  1705. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1706. if (likely(inta || inta_fh))
  1707. tasklet_schedule(&priv->irq_tasklet);
  1708. unplugged:
  1709. spin_unlock(&priv->lock);
  1710. return IRQ_HANDLED;
  1711. none:
  1712. /* re-enable interrupts here since we don't have anything to service. */
  1713. /* only Re-enable if diabled by irq */
  1714. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1715. iwl_enable_interrupts(priv);
  1716. spin_unlock(&priv->lock);
  1717. return IRQ_NONE;
  1718. }
  1719. EXPORT_SYMBOL(iwl_isr_legacy);
  1720. int iwl_send_bt_config(struct iwl_priv *priv)
  1721. {
  1722. struct iwl_bt_cmd bt_cmd = {
  1723. .flags = 3,
  1724. .lead_time = 0xAA,
  1725. .max_kill = 1,
  1726. .kill_ack_mask = 0,
  1727. .kill_cts_mask = 0,
  1728. };
  1729. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1730. sizeof(struct iwl_bt_cmd), &bt_cmd);
  1731. }
  1732. EXPORT_SYMBOL(iwl_send_bt_config);
  1733. int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags)
  1734. {
  1735. u32 stat_flags = 0;
  1736. struct iwl_host_cmd cmd = {
  1737. .id = REPLY_STATISTICS_CMD,
  1738. .flags = flags,
  1739. .len = sizeof(stat_flags),
  1740. .data = (u8 *) &stat_flags,
  1741. };
  1742. return iwl_send_cmd(priv, &cmd);
  1743. }
  1744. EXPORT_SYMBOL(iwl_send_statistics_request);
  1745. /**
  1746. * iwl_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1747. * using sample data 100 bytes apart. If these sample points are good,
  1748. * it's a pretty good bet that everything between them is good, too.
  1749. */
  1750. static int iwlcore_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1751. {
  1752. u32 val;
  1753. int ret = 0;
  1754. u32 errcnt = 0;
  1755. u32 i;
  1756. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1757. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1758. /* read data comes through single port, auto-incr addr */
  1759. /* NOTE: Use the debugless read so we don't flood kernel log
  1760. * if IWL_DL_IO is set */
  1761. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1762. i + IWL49_RTC_INST_LOWER_BOUND);
  1763. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1764. if (val != le32_to_cpu(*image)) {
  1765. ret = -EIO;
  1766. errcnt++;
  1767. if (errcnt >= 3)
  1768. break;
  1769. }
  1770. }
  1771. return ret;
  1772. }
  1773. /**
  1774. * iwlcore_verify_inst_full - verify runtime uCode image in card vs. host,
  1775. * looking at all data.
  1776. */
  1777. static int iwl_verify_inst_full(struct iwl_priv *priv, __le32 *image,
  1778. u32 len)
  1779. {
  1780. u32 val;
  1781. u32 save_len = len;
  1782. int ret = 0;
  1783. u32 errcnt;
  1784. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1785. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1786. IWL49_RTC_INST_LOWER_BOUND);
  1787. errcnt = 0;
  1788. for (; len > 0; len -= sizeof(u32), image++) {
  1789. /* read data comes through single port, auto-incr addr */
  1790. /* NOTE: Use the debugless read so we don't flood kernel log
  1791. * if IWL_DL_IO is set */
  1792. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1793. if (val != le32_to_cpu(*image)) {
  1794. IWL_ERR(priv, "uCode INST section is invalid at "
  1795. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1796. save_len - len, val, le32_to_cpu(*image));
  1797. ret = -EIO;
  1798. errcnt++;
  1799. if (errcnt >= 20)
  1800. break;
  1801. }
  1802. }
  1803. if (!errcnt)
  1804. IWL_DEBUG_INFO(priv,
  1805. "ucode image in INSTRUCTION memory is good\n");
  1806. return ret;
  1807. }
  1808. /**
  1809. * iwl_verify_ucode - determine which instruction image is in SRAM,
  1810. * and verify its contents
  1811. */
  1812. int iwl_verify_ucode(struct iwl_priv *priv)
  1813. {
  1814. __le32 *image;
  1815. u32 len;
  1816. int ret;
  1817. /* Try bootstrap */
  1818. image = (__le32 *)priv->ucode_boot.v_addr;
  1819. len = priv->ucode_boot.len;
  1820. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1821. if (!ret) {
  1822. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1823. return 0;
  1824. }
  1825. /* Try initialize */
  1826. image = (__le32 *)priv->ucode_init.v_addr;
  1827. len = priv->ucode_init.len;
  1828. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1829. if (!ret) {
  1830. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1831. return 0;
  1832. }
  1833. /* Try runtime/protocol */
  1834. image = (__le32 *)priv->ucode_code.v_addr;
  1835. len = priv->ucode_code.len;
  1836. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1837. if (!ret) {
  1838. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1839. return 0;
  1840. }
  1841. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1842. /* Since nothing seems to match, show first several data entries in
  1843. * instruction SRAM, so maybe visual inspection will give a clue.
  1844. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1845. image = (__le32 *)priv->ucode_boot.v_addr;
  1846. len = priv->ucode_boot.len;
  1847. ret = iwl_verify_inst_full(priv, image, len);
  1848. return ret;
  1849. }
  1850. EXPORT_SYMBOL(iwl_verify_ucode);
  1851. void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1852. {
  1853. struct iwl_ct_kill_config cmd;
  1854. struct iwl_ct_kill_throttling_config adv_cmd;
  1855. unsigned long flags;
  1856. int ret = 0;
  1857. spin_lock_irqsave(&priv->lock, flags);
  1858. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1859. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1860. spin_unlock_irqrestore(&priv->lock, flags);
  1861. priv->thermal_throttle.ct_kill_toggle = false;
  1862. switch (priv->hw_rev & CSR_HW_REV_TYPE_MSK) {
  1863. case CSR_HW_REV_TYPE_1000:
  1864. case CSR_HW_REV_TYPE_6x00:
  1865. case CSR_HW_REV_TYPE_6x50:
  1866. adv_cmd.critical_temperature_enter =
  1867. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1868. adv_cmd.critical_temperature_exit =
  1869. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1870. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1871. sizeof(adv_cmd), &adv_cmd);
  1872. if (ret)
  1873. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1874. else
  1875. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1876. "succeeded, "
  1877. "critical temperature enter is %d,"
  1878. "exit is %d\n",
  1879. priv->hw_params.ct_kill_threshold,
  1880. priv->hw_params.ct_kill_exit_threshold);
  1881. break;
  1882. default:
  1883. cmd.critical_temperature_R =
  1884. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1885. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1886. sizeof(cmd), &cmd);
  1887. if (ret)
  1888. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1889. else
  1890. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1891. "succeeded, "
  1892. "critical temperature is %d\n",
  1893. priv->hw_params.ct_kill_threshold);
  1894. break;
  1895. }
  1896. }
  1897. EXPORT_SYMBOL(iwl_rf_kill_ct_config);
  1898. /*
  1899. * CARD_STATE_CMD
  1900. *
  1901. * Use: Sets the device's internal card state to enable, disable, or halt
  1902. *
  1903. * When in the 'enable' state the card operates as normal.
  1904. * When in the 'disable' state, the card enters into a low power mode.
  1905. * When in the 'halt' state, the card is shut down and must be fully
  1906. * restarted to come back on.
  1907. */
  1908. int iwl_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  1909. {
  1910. struct iwl_host_cmd cmd = {
  1911. .id = REPLY_CARD_STATE_CMD,
  1912. .len = sizeof(u32),
  1913. .data = &flags,
  1914. .flags = meta_flag,
  1915. };
  1916. return iwl_send_cmd(priv, &cmd);
  1917. }
  1918. void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  1919. struct iwl_rx_mem_buffer *rxb)
  1920. {
  1921. #ifdef CONFIG_IWLWIFI_DEBUG
  1922. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1923. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  1924. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  1925. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  1926. #endif
  1927. }
  1928. EXPORT_SYMBOL(iwl_rx_pm_sleep_notif);
  1929. void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  1930. struct iwl_rx_mem_buffer *rxb)
  1931. {
  1932. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1933. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  1934. "notification for %s:\n",
  1935. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  1936. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  1937. }
  1938. EXPORT_SYMBOL(iwl_rx_pm_debug_statistics_notif);
  1939. void iwl_rx_reply_error(struct iwl_priv *priv,
  1940. struct iwl_rx_mem_buffer *rxb)
  1941. {
  1942. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1943. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  1944. "seq 0x%04X ser 0x%08X\n",
  1945. le32_to_cpu(pkt->u.err_resp.error_type),
  1946. get_cmd_string(pkt->u.err_resp.cmd_id),
  1947. pkt->u.err_resp.cmd_id,
  1948. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  1949. le32_to_cpu(pkt->u.err_resp.error_info));
  1950. }
  1951. EXPORT_SYMBOL(iwl_rx_reply_error);
  1952. void iwl_clear_isr_stats(struct iwl_priv *priv)
  1953. {
  1954. memset(&priv->isr_stats, 0, sizeof(priv->isr_stats));
  1955. }
  1956. int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1957. const struct ieee80211_tx_queue_params *params)
  1958. {
  1959. struct iwl_priv *priv = hw->priv;
  1960. unsigned long flags;
  1961. int q;
  1962. IWL_DEBUG_MAC80211(priv, "enter\n");
  1963. if (!iwl_is_ready_rf(priv)) {
  1964. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1965. return -EIO;
  1966. }
  1967. if (queue >= AC_NUM) {
  1968. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  1969. return 0;
  1970. }
  1971. q = AC_NUM - 1 - queue;
  1972. spin_lock_irqsave(&priv->lock, flags);
  1973. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  1974. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  1975. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  1976. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  1977. cpu_to_le16((params->txop * 32));
  1978. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  1979. priv->qos_data.qos_active = 1;
  1980. if (priv->iw_mode == NL80211_IFTYPE_AP)
  1981. iwl_activate_qos(priv, 1);
  1982. else if (priv->assoc_id && iwl_is_associated(priv))
  1983. iwl_activate_qos(priv, 0);
  1984. spin_unlock_irqrestore(&priv->lock, flags);
  1985. IWL_DEBUG_MAC80211(priv, "leave\n");
  1986. return 0;
  1987. }
  1988. EXPORT_SYMBOL(iwl_mac_conf_tx);
  1989. static void iwl_ht_conf(struct iwl_priv *priv,
  1990. struct ieee80211_bss_conf *bss_conf)
  1991. {
  1992. struct ieee80211_sta_ht_cap *ht_conf;
  1993. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  1994. struct ieee80211_sta *sta;
  1995. IWL_DEBUG_MAC80211(priv, "enter: \n");
  1996. if (!iwl_conf->is_ht)
  1997. return;
  1998. /*
  1999. * It is totally wrong to base global information on something
  2000. * that is valid only when associated, alas, this driver works
  2001. * that way and I don't know how to fix it.
  2002. */
  2003. rcu_read_lock();
  2004. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  2005. if (!sta) {
  2006. rcu_read_unlock();
  2007. return;
  2008. }
  2009. ht_conf = &sta->ht_cap;
  2010. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  2011. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  2012. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  2013. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  2014. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  2015. iwl_conf->max_amsdu_size =
  2016. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  2017. iwl_conf->supported_chan_width =
  2018. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  2019. /*
  2020. * XXX: The HT configuration needs to be moved into iwl_mac_config()
  2021. * to be done there correctly.
  2022. */
  2023. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2024. if (conf_is_ht40_minus(&priv->hw->conf))
  2025. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2026. else if (conf_is_ht40_plus(&priv->hw->conf))
  2027. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2028. /* If no above or below channel supplied disable HT40 channel */
  2029. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  2030. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  2031. iwl_conf->supported_chan_width = 0;
  2032. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  2033. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  2034. iwl_conf->tx_chan_width = iwl_conf->supported_chan_width != 0;
  2035. iwl_conf->ht_protection =
  2036. bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  2037. iwl_conf->non_GF_STA_present =
  2038. !!(bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  2039. rcu_read_unlock();
  2040. IWL_DEBUG_MAC80211(priv, "leave\n");
  2041. }
  2042. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2043. void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2044. struct ieee80211_vif *vif,
  2045. struct ieee80211_bss_conf *bss_conf,
  2046. u32 changes)
  2047. {
  2048. struct iwl_priv *priv = hw->priv;
  2049. int ret;
  2050. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  2051. if (!iwl_is_alive(priv))
  2052. return;
  2053. mutex_lock(&priv->mutex);
  2054. if (changes & BSS_CHANGED_BEACON &&
  2055. priv->iw_mode == NL80211_IFTYPE_AP) {
  2056. dev_kfree_skb(priv->ibss_beacon);
  2057. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  2058. }
  2059. if (changes & BSS_CHANGED_BEACON_INT) {
  2060. priv->beacon_int = bss_conf->beacon_int;
  2061. /* TODO: in AP mode, do something to make this take effect */
  2062. }
  2063. if (changes & BSS_CHANGED_BSSID) {
  2064. IWL_DEBUG_MAC80211(priv, "BSSID %pM\n", bss_conf->bssid);
  2065. /*
  2066. * If there is currently a HW scan going on in the
  2067. * background then we need to cancel it else the RXON
  2068. * below/in post_associate will fail.
  2069. */
  2070. if (iwl_scan_cancel_timeout(priv, 100)) {
  2071. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  2072. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  2073. mutex_unlock(&priv->mutex);
  2074. return;
  2075. }
  2076. /* mac80211 only sets assoc when in STATION mode */
  2077. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  2078. bss_conf->assoc) {
  2079. memcpy(priv->staging_rxon.bssid_addr,
  2080. bss_conf->bssid, ETH_ALEN);
  2081. /* currently needed in a few places */
  2082. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  2083. } else {
  2084. priv->staging_rxon.filter_flags &=
  2085. ~RXON_FILTER_ASSOC_MSK;
  2086. }
  2087. }
  2088. /*
  2089. * This needs to be after setting the BSSID in case
  2090. * mac80211 decides to do both changes at once because
  2091. * it will invoke post_associate.
  2092. */
  2093. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2094. changes & BSS_CHANGED_BEACON) {
  2095. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  2096. if (beacon)
  2097. iwl_mac_beacon_update(hw, beacon);
  2098. }
  2099. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2100. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  2101. bss_conf->use_short_preamble);
  2102. if (bss_conf->use_short_preamble)
  2103. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2104. else
  2105. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2106. }
  2107. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2108. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  2109. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2110. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2111. else
  2112. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2113. }
  2114. if (changes & BSS_CHANGED_BASIC_RATES) {
  2115. /* XXX use this information
  2116. *
  2117. * To do that, remove code from iwl_set_rate() and put something
  2118. * like this here:
  2119. *
  2120. if (A-band)
  2121. priv->staging_rxon.ofdm_basic_rates =
  2122. bss_conf->basic_rates;
  2123. else
  2124. priv->staging_rxon.ofdm_basic_rates =
  2125. bss_conf->basic_rates >> 4;
  2126. priv->staging_rxon.cck_basic_rates =
  2127. bss_conf->basic_rates & 0xF;
  2128. */
  2129. }
  2130. if (changes & BSS_CHANGED_HT) {
  2131. iwl_ht_conf(priv, bss_conf);
  2132. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2133. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2134. }
  2135. if (changes & BSS_CHANGED_ASSOC) {
  2136. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  2137. if (bss_conf->assoc) {
  2138. priv->assoc_id = bss_conf->aid;
  2139. priv->beacon_int = bss_conf->beacon_int;
  2140. priv->power_data.dtim_period = bss_conf->dtim_period;
  2141. priv->timestamp = bss_conf->timestamp;
  2142. priv->assoc_capability = bss_conf->assoc_capability;
  2143. /*
  2144. * We have just associated, don't start scan too early
  2145. * leave time for EAPOL exchange to complete.
  2146. *
  2147. * XXX: do this in mac80211
  2148. */
  2149. priv->next_scan_jiffies = jiffies +
  2150. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2151. if (!iwl_is_rfkill(priv))
  2152. priv->cfg->ops->lib->post_associate(priv);
  2153. } else
  2154. priv->assoc_id = 0;
  2155. }
  2156. if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2157. IWL_DEBUG_MAC80211(priv, "Changes (%#x) while associated\n",
  2158. changes);
  2159. ret = iwl_send_rxon_assoc(priv);
  2160. if (!ret) {
  2161. /* Sync active_rxon with latest change. */
  2162. memcpy((void *)&priv->active_rxon,
  2163. &priv->staging_rxon,
  2164. sizeof(struct iwl_rxon_cmd));
  2165. }
  2166. }
  2167. mutex_unlock(&priv->mutex);
  2168. IWL_DEBUG_MAC80211(priv, "leave\n");
  2169. }
  2170. EXPORT_SYMBOL(iwl_bss_info_changed);
  2171. int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2172. {
  2173. struct iwl_priv *priv = hw->priv;
  2174. unsigned long flags;
  2175. __le64 timestamp;
  2176. IWL_DEBUG_MAC80211(priv, "enter\n");
  2177. if (!iwl_is_ready_rf(priv)) {
  2178. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2179. return -EIO;
  2180. }
  2181. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2182. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  2183. return -EIO;
  2184. }
  2185. spin_lock_irqsave(&priv->lock, flags);
  2186. if (priv->ibss_beacon)
  2187. dev_kfree_skb(priv->ibss_beacon);
  2188. priv->ibss_beacon = skb;
  2189. priv->assoc_id = 0;
  2190. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2191. priv->timestamp = le64_to_cpu(timestamp);
  2192. IWL_DEBUG_MAC80211(priv, "leave\n");
  2193. spin_unlock_irqrestore(&priv->lock, flags);
  2194. iwl_reset_qos(priv);
  2195. priv->cfg->ops->lib->post_associate(priv);
  2196. return 0;
  2197. }
  2198. EXPORT_SYMBOL(iwl_mac_beacon_update);
  2199. int iwl_set_mode(struct iwl_priv *priv, int mode)
  2200. {
  2201. if (mode == NL80211_IFTYPE_ADHOC) {
  2202. const struct iwl_channel_info *ch_info;
  2203. ch_info = iwl_get_channel_info(priv,
  2204. priv->band,
  2205. le16_to_cpu(priv->staging_rxon.channel));
  2206. if (!ch_info || !is_channel_ibss(ch_info)) {
  2207. IWL_ERR(priv, "channel %d not IBSS channel\n",
  2208. le16_to_cpu(priv->staging_rxon.channel));
  2209. return -EINVAL;
  2210. }
  2211. }
  2212. iwl_connection_init_rx_config(priv, mode);
  2213. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2214. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2215. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2216. iwl_clear_stations_table(priv);
  2217. /* dont commit rxon if rf-kill is on*/
  2218. if (!iwl_is_ready_rf(priv))
  2219. return -EAGAIN;
  2220. iwlcore_commit_rxon(priv);
  2221. return 0;
  2222. }
  2223. EXPORT_SYMBOL(iwl_set_mode);
  2224. int iwl_mac_add_interface(struct ieee80211_hw *hw,
  2225. struct ieee80211_if_init_conf *conf)
  2226. {
  2227. struct iwl_priv *priv = hw->priv;
  2228. unsigned long flags;
  2229. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  2230. if (priv->vif) {
  2231. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  2232. return -EOPNOTSUPP;
  2233. }
  2234. spin_lock_irqsave(&priv->lock, flags);
  2235. priv->vif = conf->vif;
  2236. priv->iw_mode = conf->type;
  2237. spin_unlock_irqrestore(&priv->lock, flags);
  2238. mutex_lock(&priv->mutex);
  2239. if (conf->mac_addr) {
  2240. IWL_DEBUG_MAC80211(priv, "Set %pM\n", conf->mac_addr);
  2241. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  2242. }
  2243. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  2244. /* we are not ready, will run again when ready */
  2245. set_bit(STATUS_MODE_PENDING, &priv->status);
  2246. mutex_unlock(&priv->mutex);
  2247. IWL_DEBUG_MAC80211(priv, "leave\n");
  2248. return 0;
  2249. }
  2250. EXPORT_SYMBOL(iwl_mac_add_interface);
  2251. void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2252. struct ieee80211_if_init_conf *conf)
  2253. {
  2254. struct iwl_priv *priv = hw->priv;
  2255. IWL_DEBUG_MAC80211(priv, "enter\n");
  2256. mutex_lock(&priv->mutex);
  2257. if (iwl_is_ready_rf(priv)) {
  2258. iwl_scan_cancel_timeout(priv, 100);
  2259. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2260. iwlcore_commit_rxon(priv);
  2261. }
  2262. if (priv->vif == conf->vif) {
  2263. priv->vif = NULL;
  2264. memset(priv->bssid, 0, ETH_ALEN);
  2265. }
  2266. mutex_unlock(&priv->mutex);
  2267. IWL_DEBUG_MAC80211(priv, "leave\n");
  2268. }
  2269. EXPORT_SYMBOL(iwl_mac_remove_interface);
  2270. /**
  2271. * iwl_mac_config - mac80211 config callback
  2272. *
  2273. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  2274. * be set inappropriately and the driver currently sets the hardware up to
  2275. * use it whenever needed.
  2276. */
  2277. int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  2278. {
  2279. struct iwl_priv *priv = hw->priv;
  2280. const struct iwl_channel_info *ch_info;
  2281. struct ieee80211_conf *conf = &hw->conf;
  2282. unsigned long flags = 0;
  2283. int ret = 0;
  2284. u16 ch;
  2285. int scan_active = 0;
  2286. mutex_lock(&priv->mutex);
  2287. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  2288. conf->channel->hw_value, changed);
  2289. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  2290. test_bit(STATUS_SCANNING, &priv->status))) {
  2291. scan_active = 1;
  2292. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  2293. }
  2294. /* during scanning mac80211 will delay channel setting until
  2295. * scan finish with changed = 0
  2296. */
  2297. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  2298. if (scan_active)
  2299. goto set_ch_out;
  2300. ch = ieee80211_frequency_to_channel(conf->channel->center_freq);
  2301. ch_info = iwl_get_channel_info(priv, conf->channel->band, ch);
  2302. if (!is_channel_valid(ch_info)) {
  2303. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  2304. ret = -EINVAL;
  2305. goto set_ch_out;
  2306. }
  2307. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2308. !is_channel_ibss(ch_info)) {
  2309. IWL_ERR(priv, "channel %d in band %d not "
  2310. "IBSS channel\n",
  2311. conf->channel->hw_value, conf->channel->band);
  2312. ret = -EINVAL;
  2313. goto set_ch_out;
  2314. }
  2315. priv->current_ht_config.is_ht = conf_is_ht(conf);
  2316. spin_lock_irqsave(&priv->lock, flags);
  2317. /* if we are switching from ht to 2.4 clear flags
  2318. * from any ht related info since 2.4 does not
  2319. * support ht */
  2320. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  2321. priv->staging_rxon.flags = 0;
  2322. iwl_set_rxon_channel(priv, conf->channel);
  2323. iwl_set_flags_for_band(priv, conf->channel->band);
  2324. spin_unlock_irqrestore(&priv->lock, flags);
  2325. set_ch_out:
  2326. /* The list of supported rates and rate mask can be different
  2327. * for each band; since the band may have changed, reset
  2328. * the rate mask to what mac80211 lists */
  2329. iwl_set_rate(priv);
  2330. }
  2331. if (changed & IEEE80211_CONF_CHANGE_PS &&
  2332. priv->iw_mode == NL80211_IFTYPE_STATION) {
  2333. priv->power_data.power_disabled =
  2334. !(conf->flags & IEEE80211_CONF_PS);
  2335. ret = iwl_power_update_mode(priv, 0);
  2336. if (ret)
  2337. IWL_DEBUG_MAC80211(priv, "Error setting power level\n");
  2338. }
  2339. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  2340. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  2341. priv->tx_power_user_lmt, conf->power_level);
  2342. iwl_set_tx_power(priv, conf->power_level, false);
  2343. }
  2344. /* call to ensure that 4965 rx_chain is set properly in monitor mode */
  2345. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2346. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2347. if (!iwl_is_ready(priv)) {
  2348. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2349. goto out;
  2350. }
  2351. if (scan_active)
  2352. goto out;
  2353. if (memcmp(&priv->active_rxon,
  2354. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  2355. iwlcore_commit_rxon(priv);
  2356. else
  2357. IWL_DEBUG_INFO(priv, "Not re-sending same RXON configuration.\n");
  2358. out:
  2359. IWL_DEBUG_MAC80211(priv, "leave\n");
  2360. mutex_unlock(&priv->mutex);
  2361. return ret;
  2362. }
  2363. EXPORT_SYMBOL(iwl_mac_config);
  2364. int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2365. struct ieee80211_tx_queue_stats *stats)
  2366. {
  2367. struct iwl_priv *priv = hw->priv;
  2368. int i, avail;
  2369. struct iwl_tx_queue *txq;
  2370. struct iwl_queue *q;
  2371. unsigned long flags;
  2372. IWL_DEBUG_MAC80211(priv, "enter\n");
  2373. if (!iwl_is_ready_rf(priv)) {
  2374. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2375. return -EIO;
  2376. }
  2377. spin_lock_irqsave(&priv->lock, flags);
  2378. for (i = 0; i < AC_NUM; i++) {
  2379. txq = &priv->txq[i];
  2380. q = &txq->q;
  2381. avail = iwl_queue_space(q);
  2382. stats[i].len = q->n_window - avail;
  2383. stats[i].limit = q->n_window - q->high_mark;
  2384. stats[i].count = q->n_window;
  2385. }
  2386. spin_unlock_irqrestore(&priv->lock, flags);
  2387. IWL_DEBUG_MAC80211(priv, "leave\n");
  2388. return 0;
  2389. }
  2390. EXPORT_SYMBOL(iwl_mac_get_tx_stats);
  2391. void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2392. {
  2393. struct iwl_priv *priv = hw->priv;
  2394. unsigned long flags;
  2395. mutex_lock(&priv->mutex);
  2396. IWL_DEBUG_MAC80211(priv, "enter\n");
  2397. spin_lock_irqsave(&priv->lock, flags);
  2398. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2399. spin_unlock_irqrestore(&priv->lock, flags);
  2400. iwl_reset_qos(priv);
  2401. spin_lock_irqsave(&priv->lock, flags);
  2402. priv->assoc_id = 0;
  2403. priv->assoc_capability = 0;
  2404. priv->assoc_station_added = 0;
  2405. /* new association get rid of ibss beacon skb */
  2406. if (priv->ibss_beacon)
  2407. dev_kfree_skb(priv->ibss_beacon);
  2408. priv->ibss_beacon = NULL;
  2409. priv->beacon_int = priv->vif->bss_conf.beacon_int;
  2410. priv->timestamp = 0;
  2411. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2412. priv->beacon_int = 0;
  2413. spin_unlock_irqrestore(&priv->lock, flags);
  2414. if (!iwl_is_ready_rf(priv)) {
  2415. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2416. mutex_unlock(&priv->mutex);
  2417. return;
  2418. }
  2419. /* we are restarting association process
  2420. * clear RXON_FILTER_ASSOC_MSK bit
  2421. */
  2422. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2423. iwl_scan_cancel_timeout(priv, 100);
  2424. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2425. iwlcore_commit_rxon(priv);
  2426. }
  2427. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2428. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2429. mutex_unlock(&priv->mutex);
  2430. return;
  2431. }
  2432. iwl_set_rate(priv);
  2433. mutex_unlock(&priv->mutex);
  2434. IWL_DEBUG_MAC80211(priv, "leave\n");
  2435. }
  2436. EXPORT_SYMBOL(iwl_mac_reset_tsf);
  2437. #ifdef CONFIG_IWLWIFI_DEBUGFS
  2438. #define IWL_TRAFFIC_DUMP_SIZE (IWL_TRAFFIC_ENTRY_SIZE * IWL_TRAFFIC_ENTRIES)
  2439. void iwl_reset_traffic_log(struct iwl_priv *priv)
  2440. {
  2441. priv->tx_traffic_idx = 0;
  2442. priv->rx_traffic_idx = 0;
  2443. if (priv->tx_traffic)
  2444. memset(priv->tx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2445. if (priv->rx_traffic)
  2446. memset(priv->rx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2447. }
  2448. int iwl_alloc_traffic_mem(struct iwl_priv *priv)
  2449. {
  2450. u32 traffic_size = IWL_TRAFFIC_DUMP_SIZE;
  2451. if (iwl_debug_level & IWL_DL_TX) {
  2452. if (!priv->tx_traffic) {
  2453. priv->tx_traffic =
  2454. kzalloc(traffic_size, GFP_KERNEL);
  2455. if (!priv->tx_traffic)
  2456. return -ENOMEM;
  2457. }
  2458. }
  2459. if (iwl_debug_level & IWL_DL_RX) {
  2460. if (!priv->rx_traffic) {
  2461. priv->rx_traffic =
  2462. kzalloc(traffic_size, GFP_KERNEL);
  2463. if (!priv->rx_traffic)
  2464. return -ENOMEM;
  2465. }
  2466. }
  2467. iwl_reset_traffic_log(priv);
  2468. return 0;
  2469. }
  2470. EXPORT_SYMBOL(iwl_alloc_traffic_mem);
  2471. void iwl_free_traffic_mem(struct iwl_priv *priv)
  2472. {
  2473. kfree(priv->tx_traffic);
  2474. priv->tx_traffic = NULL;
  2475. kfree(priv->rx_traffic);
  2476. priv->rx_traffic = NULL;
  2477. }
  2478. EXPORT_SYMBOL(iwl_free_traffic_mem);
  2479. void iwl_dbg_log_tx_data_frame(struct iwl_priv *priv,
  2480. u16 length, struct ieee80211_hdr *header)
  2481. {
  2482. __le16 fc;
  2483. u16 len;
  2484. if (likely(!(iwl_debug_level & IWL_DL_TX)))
  2485. return;
  2486. if (!priv->tx_traffic)
  2487. return;
  2488. fc = header->frame_control;
  2489. if (ieee80211_is_data(fc)) {
  2490. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2491. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2492. memcpy((priv->tx_traffic +
  2493. (priv->tx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2494. header, len);
  2495. priv->tx_traffic_idx =
  2496. (priv->tx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2497. }
  2498. }
  2499. EXPORT_SYMBOL(iwl_dbg_log_tx_data_frame);
  2500. void iwl_dbg_log_rx_data_frame(struct iwl_priv *priv,
  2501. u16 length, struct ieee80211_hdr *header)
  2502. {
  2503. __le16 fc;
  2504. u16 len;
  2505. if (likely(!(iwl_debug_level & IWL_DL_RX)))
  2506. return;
  2507. if (!priv->rx_traffic)
  2508. return;
  2509. fc = header->frame_control;
  2510. if (ieee80211_is_data(fc)) {
  2511. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2512. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2513. memcpy((priv->rx_traffic +
  2514. (priv->rx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2515. header, len);
  2516. priv->rx_traffic_idx =
  2517. (priv->rx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2518. }
  2519. }
  2520. EXPORT_SYMBOL(iwl_dbg_log_rx_data_frame);
  2521. const char *get_mgmt_string(int cmd)
  2522. {
  2523. switch (cmd) {
  2524. IWL_CMD(MANAGEMENT_ASSOC_REQ);
  2525. IWL_CMD(MANAGEMENT_ASSOC_RESP);
  2526. IWL_CMD(MANAGEMENT_REASSOC_REQ);
  2527. IWL_CMD(MANAGEMENT_REASSOC_RESP);
  2528. IWL_CMD(MANAGEMENT_PROBE_REQ);
  2529. IWL_CMD(MANAGEMENT_PROBE_RESP);
  2530. IWL_CMD(MANAGEMENT_BEACON);
  2531. IWL_CMD(MANAGEMENT_ATIM);
  2532. IWL_CMD(MANAGEMENT_DISASSOC);
  2533. IWL_CMD(MANAGEMENT_AUTH);
  2534. IWL_CMD(MANAGEMENT_DEAUTH);
  2535. IWL_CMD(MANAGEMENT_ACTION);
  2536. default:
  2537. return "UNKNOWN";
  2538. }
  2539. }
  2540. const char *get_ctrl_string(int cmd)
  2541. {
  2542. switch (cmd) {
  2543. IWL_CMD(CONTROL_BACK_REQ);
  2544. IWL_CMD(CONTROL_BACK);
  2545. IWL_CMD(CONTROL_PSPOLL);
  2546. IWL_CMD(CONTROL_RTS);
  2547. IWL_CMD(CONTROL_CTS);
  2548. IWL_CMD(CONTROL_ACK);
  2549. IWL_CMD(CONTROL_CFEND);
  2550. IWL_CMD(CONTROL_CFENDACK);
  2551. default:
  2552. return "UNKNOWN";
  2553. }
  2554. }
  2555. void iwl_clear_tx_stats(struct iwl_priv *priv)
  2556. {
  2557. memset(&priv->tx_stats, 0, sizeof(struct traffic_stats));
  2558. }
  2559. void iwl_clear_rx_stats(struct iwl_priv *priv)
  2560. {
  2561. memset(&priv->rx_stats, 0, sizeof(struct traffic_stats));
  2562. }
  2563. /*
  2564. * if CONFIG_IWLWIFI_DEBUGFS defined, iwl_update_stats function will
  2565. * record all the MGMT, CTRL and DATA pkt for both TX and Rx pass.
  2566. * Use debugFs to display the rx/rx_statistics
  2567. * if CONFIG_IWLWIFI_DEBUGFS not being defined, then no MGMT and CTRL
  2568. * information will be recorded, but DATA pkt still will be recorded
  2569. * for the reason of iwl_led.c need to control the led blinking based on
  2570. * number of tx and rx data.
  2571. *
  2572. */
  2573. void iwl_update_stats(struct iwl_priv *priv, bool is_tx, __le16 fc, u16 len)
  2574. {
  2575. struct traffic_stats *stats;
  2576. if (is_tx)
  2577. stats = &priv->tx_stats;
  2578. else
  2579. stats = &priv->rx_stats;
  2580. if (ieee80211_is_mgmt(fc)) {
  2581. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2582. case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
  2583. stats->mgmt[MANAGEMENT_ASSOC_REQ]++;
  2584. break;
  2585. case cpu_to_le16(IEEE80211_STYPE_ASSOC_RESP):
  2586. stats->mgmt[MANAGEMENT_ASSOC_RESP]++;
  2587. break;
  2588. case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
  2589. stats->mgmt[MANAGEMENT_REASSOC_REQ]++;
  2590. break;
  2591. case cpu_to_le16(IEEE80211_STYPE_REASSOC_RESP):
  2592. stats->mgmt[MANAGEMENT_REASSOC_RESP]++;
  2593. break;
  2594. case cpu_to_le16(IEEE80211_STYPE_PROBE_REQ):
  2595. stats->mgmt[MANAGEMENT_PROBE_REQ]++;
  2596. break;
  2597. case cpu_to_le16(IEEE80211_STYPE_PROBE_RESP):
  2598. stats->mgmt[MANAGEMENT_PROBE_RESP]++;
  2599. break;
  2600. case cpu_to_le16(IEEE80211_STYPE_BEACON):
  2601. stats->mgmt[MANAGEMENT_BEACON]++;
  2602. break;
  2603. case cpu_to_le16(IEEE80211_STYPE_ATIM):
  2604. stats->mgmt[MANAGEMENT_ATIM]++;
  2605. break;
  2606. case cpu_to_le16(IEEE80211_STYPE_DISASSOC):
  2607. stats->mgmt[MANAGEMENT_DISASSOC]++;
  2608. break;
  2609. case cpu_to_le16(IEEE80211_STYPE_AUTH):
  2610. stats->mgmt[MANAGEMENT_AUTH]++;
  2611. break;
  2612. case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
  2613. stats->mgmt[MANAGEMENT_DEAUTH]++;
  2614. break;
  2615. case cpu_to_le16(IEEE80211_STYPE_ACTION):
  2616. stats->mgmt[MANAGEMENT_ACTION]++;
  2617. break;
  2618. }
  2619. } else if (ieee80211_is_ctl(fc)) {
  2620. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2621. case cpu_to_le16(IEEE80211_STYPE_BACK_REQ):
  2622. stats->ctrl[CONTROL_BACK_REQ]++;
  2623. break;
  2624. case cpu_to_le16(IEEE80211_STYPE_BACK):
  2625. stats->ctrl[CONTROL_BACK]++;
  2626. break;
  2627. case cpu_to_le16(IEEE80211_STYPE_PSPOLL):
  2628. stats->ctrl[CONTROL_PSPOLL]++;
  2629. break;
  2630. case cpu_to_le16(IEEE80211_STYPE_RTS):
  2631. stats->ctrl[CONTROL_RTS]++;
  2632. break;
  2633. case cpu_to_le16(IEEE80211_STYPE_CTS):
  2634. stats->ctrl[CONTROL_CTS]++;
  2635. break;
  2636. case cpu_to_le16(IEEE80211_STYPE_ACK):
  2637. stats->ctrl[CONTROL_ACK]++;
  2638. break;
  2639. case cpu_to_le16(IEEE80211_STYPE_CFEND):
  2640. stats->ctrl[CONTROL_CFEND]++;
  2641. break;
  2642. case cpu_to_le16(IEEE80211_STYPE_CFENDACK):
  2643. stats->ctrl[CONTROL_CFENDACK]++;
  2644. break;
  2645. }
  2646. } else {
  2647. /* data */
  2648. stats->data_cnt++;
  2649. stats->data_bytes += len;
  2650. }
  2651. }
  2652. EXPORT_SYMBOL(iwl_update_stats);
  2653. #endif
  2654. #ifdef CONFIG_PM
  2655. int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  2656. {
  2657. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2658. /*
  2659. * This function is called when system goes into suspend state
  2660. * mac80211 will call iwl_mac_stop() from the mac80211 suspend function
  2661. * first but since iwl_mac_stop() has no knowledge of who the caller is,
  2662. * it will not call apm_ops.stop() to stop the DMA operation.
  2663. * Calling apm_ops.stop here to make sure we stop the DMA.
  2664. */
  2665. priv->cfg->ops->lib->apm_ops.stop(priv);
  2666. pci_save_state(pdev);
  2667. pci_disable_device(pdev);
  2668. pci_set_power_state(pdev, PCI_D3hot);
  2669. return 0;
  2670. }
  2671. EXPORT_SYMBOL(iwl_pci_suspend);
  2672. int iwl_pci_resume(struct pci_dev *pdev)
  2673. {
  2674. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2675. int ret;
  2676. pci_set_power_state(pdev, PCI_D0);
  2677. ret = pci_enable_device(pdev);
  2678. if (ret)
  2679. return ret;
  2680. pci_restore_state(pdev);
  2681. iwl_enable_interrupts(priv);
  2682. return 0;
  2683. }
  2684. EXPORT_SYMBOL(iwl_pci_resume);
  2685. #endif /* CONFIG_PM */