futex.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. #ifndef _ASM_ARM_FUTEX_H
  2. #define _ASM_ARM_FUTEX_H
  3. #ifdef __KERNEL__
  4. #ifdef CONFIG_SMP
  5. #include <asm-generic/futex.h>
  6. #else /* !SMP, we can work around lack of atomic ops by disabling preemption */
  7. #include <linux/futex.h>
  8. #include <linux/preempt.h>
  9. #include <linux/uaccess.h>
  10. #include <asm/errno.h>
  11. #include <asm/domain.h>
  12. #define __futex_atomic_op(insn, ret, oldval, uaddr, oparg) \
  13. __asm__ __volatile__( \
  14. "1: " T(ldr) " %1, [%2]\n" \
  15. " " insn "\n" \
  16. "2: " T(str) " %0, [%2]\n" \
  17. " mov %0, #0\n" \
  18. "3:\n" \
  19. " .pushsection __ex_table,\"a\"\n" \
  20. " .align 3\n" \
  21. " .long 1b, 4f, 2b, 4f\n" \
  22. " .popsection\n" \
  23. " .pushsection .fixup,\"ax\"\n" \
  24. "4: mov %0, %4\n" \
  25. " b 3b\n" \
  26. " .popsection" \
  27. : "=&r" (ret), "=&r" (oldval) \
  28. : "r" (uaddr), "r" (oparg), "Ir" (-EFAULT) \
  29. : "cc", "memory")
  30. static inline int
  31. futex_atomic_op_inuser (int encoded_op, u32 __user *uaddr)
  32. {
  33. int op = (encoded_op >> 28) & 7;
  34. int cmp = (encoded_op >> 24) & 15;
  35. int oparg = (encoded_op << 8) >> 20;
  36. int cmparg = (encoded_op << 20) >> 20;
  37. int oldval = 0, ret;
  38. if (encoded_op & (FUTEX_OP_OPARG_SHIFT << 28))
  39. oparg = 1 << oparg;
  40. if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
  41. return -EFAULT;
  42. pagefault_disable(); /* implies preempt_disable() */
  43. switch (op) {
  44. case FUTEX_OP_SET:
  45. __futex_atomic_op("mov %0, %3", ret, oldval, uaddr, oparg);
  46. break;
  47. case FUTEX_OP_ADD:
  48. __futex_atomic_op("add %0, %1, %3", ret, oldval, uaddr, oparg);
  49. break;
  50. case FUTEX_OP_OR:
  51. __futex_atomic_op("orr %0, %1, %3", ret, oldval, uaddr, oparg);
  52. break;
  53. case FUTEX_OP_ANDN:
  54. __futex_atomic_op("and %0, %1, %3", ret, oldval, uaddr, ~oparg);
  55. break;
  56. case FUTEX_OP_XOR:
  57. __futex_atomic_op("eor %0, %1, %3", ret, oldval, uaddr, oparg);
  58. break;
  59. default:
  60. ret = -ENOSYS;
  61. }
  62. pagefault_enable(); /* subsumes preempt_enable() */
  63. if (!ret) {
  64. switch (cmp) {
  65. case FUTEX_OP_CMP_EQ: ret = (oldval == cmparg); break;
  66. case FUTEX_OP_CMP_NE: ret = (oldval != cmparg); break;
  67. case FUTEX_OP_CMP_LT: ret = (oldval < cmparg); break;
  68. case FUTEX_OP_CMP_GE: ret = (oldval >= cmparg); break;
  69. case FUTEX_OP_CMP_LE: ret = (oldval <= cmparg); break;
  70. case FUTEX_OP_CMP_GT: ret = (oldval > cmparg); break;
  71. default: ret = -ENOSYS;
  72. }
  73. }
  74. return ret;
  75. }
  76. static inline int
  77. futex_atomic_cmpxchg_inatomic(u32 *uval, u32 __user *uaddr,
  78. u32 oldval, u32 newval)
  79. {
  80. int ret = 0;
  81. u32 val;
  82. if (!access_ok(VERIFY_WRITE, uaddr, sizeof(u32)))
  83. return -EFAULT;
  84. __asm__ __volatile__("@futex_atomic_cmpxchg_inatomic\n"
  85. "1: " T(ldr) " %1, [%4]\n"
  86. " teq %1, %2\n"
  87. " it eq @ explicit IT needed for the 2b label\n"
  88. "2: " T(streq) " %3, [%4]\n"
  89. "3:\n"
  90. " .pushsection __ex_table,\"a\"\n"
  91. " .align 3\n"
  92. " .long 1b, 4f, 2b, 4f\n"
  93. " .popsection\n"
  94. " .pushsection .fixup,\"ax\"\n"
  95. "4: mov %0, %5\n"
  96. " b 3b\n"
  97. " .popsection"
  98. : "+r" (ret), "=&r" (val)
  99. : "r" (oldval), "r" (newval), "r" (uaddr), "Ir" (-EFAULT)
  100. : "cc", "memory");
  101. *uval = val;
  102. return ret;
  103. }
  104. #endif /* !SMP */
  105. #endif /* __KERNEL__ */
  106. #endif /* _ASM_ARM_FUTEX_H */