imx53-mba53.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196
  1. /*
  2. * Copyright 2012 Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix
  3. * Copyright 2012 Steffen Trumtrar <s.trumtrar@pengutronix.de>, Pengutronix
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. /dts-v1/;
  13. #include "imx53-tqma53.dtsi"
  14. / {
  15. model = "TQ MBa53 starter kit";
  16. compatible = "tq,mba53", "tq,tqma53", "fsl,imx53";
  17. reg_backlight: fixed@0 {
  18. compatible = "regulator-fixed";
  19. regulator-name = "lcd-supply";
  20. gpio = <&gpio2 5 0>;
  21. startup-delay-us = <5000>;
  22. enable-active-low;
  23. };
  24. backlight {
  25. compatible = "pwm-backlight";
  26. pwms = <&pwm2 0 50000 0 0>;
  27. brightness-levels = <0 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100>;
  28. default-brightness-level = <10>;
  29. enable-gpios = <&gpio7 7 0>;
  30. power-supply = <&reg_backlight>;
  31. };
  32. disp1: display@disp1 {
  33. compatible = "fsl,imx-parallel-display";
  34. pinctrl-names = "default";
  35. pinctrl-0 = <&pinctrl_disp1_1>;
  36. crtcs = <&ipu 1>;
  37. interface-pix-fmt = "rgb24";
  38. status = "disabled";
  39. };
  40. };
  41. &ldb {
  42. pinctrl-names = "default";
  43. pinctrl-0 = <&pinctrl_lvds1_1>;
  44. status = "disabled";
  45. };
  46. &iomuxc {
  47. lvds1 {
  48. pinctrl_lvds1_1: lvds1-grp1 {
  49. fsl,pins = <
  50. MX53_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3 0x10000
  51. MX53_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK 0x10000
  52. MX53_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2 0x10000
  53. MX53_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1 0x10000
  54. MX53_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0 0x10000
  55. >;
  56. };
  57. pinctrl_lvds1_2: lvds1-grp2 {
  58. fsl,pins = <
  59. MX53_PAD_LVDS1_TX3_P__LDB_LVDS1_TX3 0x10000
  60. MX53_PAD_LVDS1_TX2_P__LDB_LVDS1_TX2 0x10000
  61. MX53_PAD_LVDS1_CLK_P__LDB_LVDS1_CLK 0x10000
  62. MX53_PAD_LVDS1_TX1_P__LDB_LVDS1_TX1 0x10000
  63. MX53_PAD_LVDS1_TX0_P__LDB_LVDS1_TX0 0x10000
  64. >;
  65. };
  66. };
  67. disp1 {
  68. pinctrl_disp1_1: disp1-grp1 {
  69. fsl,pins = <
  70. MX53_PAD_EIM_DA10__IPU_DI1_PIN15 0x10000 /* DISP1_DRDY */
  71. MX53_PAD_EIM_D23__IPU_DI1_PIN2 0x10000 /* DISP1_HSYNC */
  72. MX53_PAD_EIM_EB3__IPU_DI1_PIN3 0x10000 /* DISP1_VSYNC */
  73. MX53_PAD_EIM_D26__IPU_DISP1_DAT_22 0x10000
  74. MX53_PAD_EIM_D27__IPU_DISP1_DAT_23 0x10000
  75. MX53_PAD_EIM_D30__IPU_DISP1_DAT_21 0x10000
  76. MX53_PAD_EIM_D31__IPU_DISP1_DAT_20 0x10000
  77. MX53_PAD_EIM_A24__IPU_DISP1_DAT_19 0x10000
  78. MX53_PAD_EIM_A23__IPU_DISP1_DAT_18 0x10000
  79. MX53_PAD_EIM_A22__IPU_DISP1_DAT_17 0x10000
  80. MX53_PAD_EIM_A21__IPU_DISP1_DAT_16 0x10000
  81. MX53_PAD_EIM_A20__IPU_DISP1_DAT_15 0x10000
  82. MX53_PAD_EIM_A19__IPU_DISP1_DAT_14 0x10000
  83. MX53_PAD_EIM_A18__IPU_DISP1_DAT_13 0x10000
  84. MX53_PAD_EIM_A17__IPU_DISP1_DAT_12 0x10000
  85. MX53_PAD_EIM_EB0__IPU_DISP1_DAT_11 0x10000
  86. MX53_PAD_EIM_EB1__IPU_DISP1_DAT_10 0x10000
  87. MX53_PAD_EIM_DA0__IPU_DISP1_DAT_9 0x10000
  88. MX53_PAD_EIM_DA1__IPU_DISP1_DAT_8 0x10000
  89. MX53_PAD_EIM_DA2__IPU_DISP1_DAT_7 0x10000
  90. MX53_PAD_EIM_DA3__IPU_DISP1_DAT_6 0x10000
  91. MX53_PAD_EIM_DA4__IPU_DISP1_DAT_5 0x10000
  92. MX53_PAD_EIM_DA5__IPU_DISP1_DAT_4 0x10000
  93. MX53_PAD_EIM_DA6__IPU_DISP1_DAT_3 0x10000
  94. MX53_PAD_EIM_DA7__IPU_DISP1_DAT_2 0x10000
  95. MX53_PAD_EIM_DA8__IPU_DISP1_DAT_1 0x10000
  96. MX53_PAD_EIM_DA9__IPU_DISP1_DAT_0 0x10000
  97. >;
  98. };
  99. };
  100. tve {
  101. pinctrl_vga_sync_1: vgasync-grp1 {
  102. fsl,pins = <
  103. /* VGA_VSYNC, HSYNC with max drive strength */
  104. MX53_PAD_EIM_CS1__IPU_DI1_PIN6 0xe6
  105. MX53_PAD_EIM_DA15__IPU_DI1_PIN4 0xe6
  106. >;
  107. };
  108. };
  109. };
  110. &cspi {
  111. status = "okay";
  112. };
  113. &i2c2 {
  114. codec: sgtl5000@a {
  115. compatible = "fsl,sgtl5000";
  116. reg = <0x0a>;
  117. };
  118. expander: pca9554@20 {
  119. compatible = "pca9554";
  120. reg = <0x20>;
  121. interrupts = <109>;
  122. };
  123. sensor2: lm75@49 {
  124. compatible = "lm75";
  125. reg = <0x49>;
  126. };
  127. };
  128. &fec {
  129. status = "okay";
  130. };
  131. &esdhc2 {
  132. status = "okay";
  133. };
  134. &uart3 {
  135. status = "okay";
  136. };
  137. &ecspi1 {
  138. status = "okay";
  139. };
  140. &usbotg {
  141. dr_mode = "host";
  142. status = "okay";
  143. };
  144. &usbh1 {
  145. status = "okay";
  146. };
  147. &uart1 {
  148. status = "okay";
  149. };
  150. &uart2 {
  151. status = "okay";
  152. };
  153. &can1 {
  154. status = "okay";
  155. };
  156. &can2 {
  157. status = "okay";
  158. };
  159. &i2c3 {
  160. status = "okay";
  161. };
  162. &tve {
  163. pinctrl-names = "default";
  164. pinctrl-0 = <&pinctrl_vga_sync_1>;
  165. ddc = <&i2c3>;
  166. fsl,tve-mode = "vga";
  167. fsl,hsync-pin = <4>;
  168. fsl,vsync-pin = <6>;
  169. status = "okay";
  170. };