main.c 55 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205
  1. /*
  2. * Copyright (c) 2008-2009 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/nl80211.h>
  17. #include <linux/delay.h>
  18. #include "ath9k.h"
  19. #include "btcoex.h"
  20. static u8 parse_mpdudensity(u8 mpdudensity)
  21. {
  22. /*
  23. * 802.11n D2.0 defined values for "Minimum MPDU Start Spacing":
  24. * 0 for no restriction
  25. * 1 for 1/4 us
  26. * 2 for 1/2 us
  27. * 3 for 1 us
  28. * 4 for 2 us
  29. * 5 for 4 us
  30. * 6 for 8 us
  31. * 7 for 16 us
  32. */
  33. switch (mpdudensity) {
  34. case 0:
  35. return 0;
  36. case 1:
  37. case 2:
  38. case 3:
  39. /* Our lower layer calculations limit our precision to
  40. 1 microsecond */
  41. return 1;
  42. case 4:
  43. return 2;
  44. case 5:
  45. return 4;
  46. case 6:
  47. return 8;
  48. case 7:
  49. return 16;
  50. default:
  51. return 0;
  52. }
  53. }
  54. static bool ath9k_has_pending_frames(struct ath_softc *sc, struct ath_txq *txq)
  55. {
  56. bool pending = false;
  57. spin_lock_bh(&txq->axq_lock);
  58. if (txq->axq_depth || !list_empty(&txq->axq_acq))
  59. pending = true;
  60. else if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  61. pending = !list_empty(&txq->txq_fifo_pending);
  62. spin_unlock_bh(&txq->axq_lock);
  63. return pending;
  64. }
  65. bool ath9k_setpower(struct ath_softc *sc, enum ath9k_power_mode mode)
  66. {
  67. unsigned long flags;
  68. bool ret;
  69. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  70. ret = ath9k_hw_setpower(sc->sc_ah, mode);
  71. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  72. return ret;
  73. }
  74. void ath9k_ps_wakeup(struct ath_softc *sc)
  75. {
  76. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  77. unsigned long flags;
  78. enum ath9k_power_mode power_mode;
  79. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  80. if (++sc->ps_usecount != 1)
  81. goto unlock;
  82. power_mode = sc->sc_ah->power_mode;
  83. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_AWAKE);
  84. /*
  85. * While the hardware is asleep, the cycle counters contain no
  86. * useful data. Better clear them now so that they don't mess up
  87. * survey data results.
  88. */
  89. if (power_mode != ATH9K_PM_AWAKE) {
  90. spin_lock(&common->cc_lock);
  91. ath_hw_cycle_counters_update(common);
  92. memset(&common->cc_survey, 0, sizeof(common->cc_survey));
  93. spin_unlock(&common->cc_lock);
  94. }
  95. unlock:
  96. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  97. }
  98. void ath9k_ps_restore(struct ath_softc *sc)
  99. {
  100. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  101. unsigned long flags;
  102. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  103. if (--sc->ps_usecount != 0)
  104. goto unlock;
  105. spin_lock(&common->cc_lock);
  106. ath_hw_cycle_counters_update(common);
  107. spin_unlock(&common->cc_lock);
  108. if (sc->ps_idle)
  109. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_FULL_SLEEP);
  110. else if (sc->ps_enabled &&
  111. !(sc->ps_flags & (PS_WAIT_FOR_BEACON |
  112. PS_WAIT_FOR_CAB |
  113. PS_WAIT_FOR_PSPOLL_DATA |
  114. PS_WAIT_FOR_TX_ACK)))
  115. ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_NETWORK_SLEEP);
  116. unlock:
  117. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  118. }
  119. static void ath_start_ani(struct ath_common *common)
  120. {
  121. struct ath_hw *ah = common->ah;
  122. unsigned long timestamp = jiffies_to_msecs(jiffies);
  123. struct ath_softc *sc = (struct ath_softc *) common->priv;
  124. if (!(sc->sc_flags & SC_OP_ANI_RUN))
  125. return;
  126. if (sc->sc_flags & SC_OP_OFFCHANNEL)
  127. return;
  128. common->ani.longcal_timer = timestamp;
  129. common->ani.shortcal_timer = timestamp;
  130. common->ani.checkani_timer = timestamp;
  131. mod_timer(&common->ani.timer,
  132. jiffies +
  133. msecs_to_jiffies((u32)ah->config.ani_poll_interval));
  134. }
  135. static void ath_update_survey_nf(struct ath_softc *sc, int channel)
  136. {
  137. struct ath_hw *ah = sc->sc_ah;
  138. struct ath9k_channel *chan = &ah->channels[channel];
  139. struct survey_info *survey = &sc->survey[channel];
  140. if (chan->noisefloor) {
  141. survey->filled |= SURVEY_INFO_NOISE_DBM;
  142. survey->noise = chan->noisefloor;
  143. }
  144. }
  145. /*
  146. * Updates the survey statistics and returns the busy time since last
  147. * update in %, if the measurement duration was long enough for the
  148. * result to be useful, -1 otherwise.
  149. */
  150. static int ath_update_survey_stats(struct ath_softc *sc)
  151. {
  152. struct ath_hw *ah = sc->sc_ah;
  153. struct ath_common *common = ath9k_hw_common(ah);
  154. int pos = ah->curchan - &ah->channels[0];
  155. struct survey_info *survey = &sc->survey[pos];
  156. struct ath_cycle_counters *cc = &common->cc_survey;
  157. unsigned int div = common->clockrate * 1000;
  158. int ret = 0;
  159. if (!ah->curchan)
  160. return -1;
  161. if (ah->power_mode == ATH9K_PM_AWAKE)
  162. ath_hw_cycle_counters_update(common);
  163. if (cc->cycles > 0) {
  164. survey->filled |= SURVEY_INFO_CHANNEL_TIME |
  165. SURVEY_INFO_CHANNEL_TIME_BUSY |
  166. SURVEY_INFO_CHANNEL_TIME_RX |
  167. SURVEY_INFO_CHANNEL_TIME_TX;
  168. survey->channel_time += cc->cycles / div;
  169. survey->channel_time_busy += cc->rx_busy / div;
  170. survey->channel_time_rx += cc->rx_frame / div;
  171. survey->channel_time_tx += cc->tx_frame / div;
  172. }
  173. if (cc->cycles < div)
  174. return -1;
  175. if (cc->cycles > 0)
  176. ret = cc->rx_busy * 100 / cc->cycles;
  177. memset(cc, 0, sizeof(*cc));
  178. ath_update_survey_nf(sc, pos);
  179. return ret;
  180. }
  181. /*
  182. * Set/change channels. If the channel is really being changed, it's done
  183. * by reseting the chip. To accomplish this we must first cleanup any pending
  184. * DMA, then restart stuff.
  185. */
  186. int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw,
  187. struct ath9k_channel *hchan)
  188. {
  189. struct ath_hw *ah = sc->sc_ah;
  190. struct ath_common *common = ath9k_hw_common(ah);
  191. struct ieee80211_conf *conf = &common->hw->conf;
  192. bool fastcc = true, stopped;
  193. struct ieee80211_channel *channel = hw->conf.channel;
  194. struct ath9k_hw_cal_data *caldata = NULL;
  195. int r;
  196. if (sc->sc_flags & SC_OP_INVALID)
  197. return -EIO;
  198. sc->hw_busy_count = 0;
  199. del_timer_sync(&common->ani.timer);
  200. cancel_work_sync(&sc->paprd_work);
  201. cancel_work_sync(&sc->hw_check_work);
  202. cancel_delayed_work_sync(&sc->tx_complete_work);
  203. cancel_delayed_work_sync(&sc->hw_pll_work);
  204. ath9k_ps_wakeup(sc);
  205. spin_lock_bh(&sc->sc_pcu_lock);
  206. /*
  207. * This is only performed if the channel settings have
  208. * actually changed.
  209. *
  210. * To switch channels clear any pending DMA operations;
  211. * wait long enough for the RX fifo to drain, reset the
  212. * hardware at the new frequency, and then re-enable
  213. * the relevant bits of the h/w.
  214. */
  215. ath9k_hw_disable_interrupts(ah);
  216. stopped = ath_drain_all_txq(sc, false);
  217. if (!ath_stoprecv(sc))
  218. stopped = false;
  219. if (!ath9k_hw_check_alive(ah))
  220. stopped = false;
  221. /* XXX: do not flush receive queue here. We don't want
  222. * to flush data frames already in queue because of
  223. * changing channel. */
  224. if (!stopped || !(sc->sc_flags & SC_OP_OFFCHANNEL))
  225. fastcc = false;
  226. if (!(sc->sc_flags & SC_OP_OFFCHANNEL))
  227. caldata = &sc->caldata;
  228. ath_dbg(common, ATH_DBG_CONFIG,
  229. "(%u MHz) -> (%u MHz), conf_is_ht40: %d fastcc: %d\n",
  230. sc->sc_ah->curchan->channel,
  231. channel->center_freq, conf_is_ht40(conf),
  232. fastcc);
  233. r = ath9k_hw_reset(ah, hchan, caldata, fastcc);
  234. if (r) {
  235. ath_err(common,
  236. "Unable to reset channel (%u MHz), reset status %d\n",
  237. channel->center_freq, r);
  238. goto ps_restore;
  239. }
  240. if (ath_startrecv(sc) != 0) {
  241. ath_err(common, "Unable to restart recv logic\n");
  242. r = -EIO;
  243. goto ps_restore;
  244. }
  245. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  246. sc->config.txpowlimit, &sc->curtxpow);
  247. ath9k_hw_set_interrupts(ah, ah->imask);
  248. if (!(sc->sc_flags & (SC_OP_OFFCHANNEL))) {
  249. if (sc->sc_flags & SC_OP_BEACONS)
  250. ath_beacon_config(sc, NULL);
  251. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  252. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work, HZ/2);
  253. ath_start_ani(common);
  254. }
  255. ps_restore:
  256. ieee80211_wake_queues(hw);
  257. spin_unlock_bh(&sc->sc_pcu_lock);
  258. ath9k_ps_restore(sc);
  259. return r;
  260. }
  261. static void ath_paprd_activate(struct ath_softc *sc)
  262. {
  263. struct ath_hw *ah = sc->sc_ah;
  264. struct ath9k_hw_cal_data *caldata = ah->caldata;
  265. struct ath_common *common = ath9k_hw_common(ah);
  266. int chain;
  267. if (!caldata || !caldata->paprd_done)
  268. return;
  269. ath9k_ps_wakeup(sc);
  270. ar9003_paprd_enable(ah, false);
  271. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  272. if (!(common->tx_chainmask & BIT(chain)))
  273. continue;
  274. ar9003_paprd_populate_single_table(ah, caldata, chain);
  275. }
  276. ar9003_paprd_enable(ah, true);
  277. ath9k_ps_restore(sc);
  278. }
  279. static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
  280. {
  281. struct ieee80211_hw *hw = sc->hw;
  282. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
  283. struct ath_hw *ah = sc->sc_ah;
  284. struct ath_common *common = ath9k_hw_common(ah);
  285. struct ath_tx_control txctl;
  286. int time_left;
  287. memset(&txctl, 0, sizeof(txctl));
  288. txctl.txq = sc->tx.txq_map[WME_AC_BE];
  289. memset(tx_info, 0, sizeof(*tx_info));
  290. tx_info->band = hw->conf.channel->band;
  291. tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
  292. tx_info->control.rates[0].idx = 0;
  293. tx_info->control.rates[0].count = 1;
  294. tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
  295. tx_info->control.rates[1].idx = -1;
  296. init_completion(&sc->paprd_complete);
  297. txctl.paprd = BIT(chain);
  298. if (ath_tx_start(hw, skb, &txctl) != 0) {
  299. ath_dbg(common, ATH_DBG_XMIT, "PAPRD TX failed\n");
  300. dev_kfree_skb_any(skb);
  301. return false;
  302. }
  303. time_left = wait_for_completion_timeout(&sc->paprd_complete,
  304. msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
  305. if (!time_left)
  306. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CALIBRATE,
  307. "Timeout waiting for paprd training on TX chain %d\n",
  308. chain);
  309. return !!time_left;
  310. }
  311. void ath_paprd_calibrate(struct work_struct *work)
  312. {
  313. struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
  314. struct ieee80211_hw *hw = sc->hw;
  315. struct ath_hw *ah = sc->sc_ah;
  316. struct ieee80211_hdr *hdr;
  317. struct sk_buff *skb = NULL;
  318. struct ath9k_hw_cal_data *caldata = ah->caldata;
  319. struct ath_common *common = ath9k_hw_common(ah);
  320. int ftype;
  321. int chain_ok = 0;
  322. int chain;
  323. int len = 1800;
  324. if (!caldata)
  325. return;
  326. if (ar9003_paprd_init_table(ah) < 0)
  327. return;
  328. skb = alloc_skb(len, GFP_KERNEL);
  329. if (!skb)
  330. return;
  331. skb_put(skb, len);
  332. memset(skb->data, 0, len);
  333. hdr = (struct ieee80211_hdr *)skb->data;
  334. ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
  335. hdr->frame_control = cpu_to_le16(ftype);
  336. hdr->duration_id = cpu_to_le16(10);
  337. memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
  338. memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
  339. memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
  340. ath9k_ps_wakeup(sc);
  341. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  342. if (!(common->tx_chainmask & BIT(chain)))
  343. continue;
  344. chain_ok = 0;
  345. ath_dbg(common, ATH_DBG_CALIBRATE,
  346. "Sending PAPRD frame for thermal measurement "
  347. "on chain %d\n", chain);
  348. if (!ath_paprd_send_frame(sc, skb, chain))
  349. goto fail_paprd;
  350. ar9003_paprd_setup_gain_table(ah, chain);
  351. ath_dbg(common, ATH_DBG_CALIBRATE,
  352. "Sending PAPRD training frame on chain %d\n", chain);
  353. if (!ath_paprd_send_frame(sc, skb, chain))
  354. goto fail_paprd;
  355. if (!ar9003_paprd_is_done(ah))
  356. break;
  357. if (ar9003_paprd_create_curve(ah, caldata, chain) != 0)
  358. break;
  359. chain_ok = 1;
  360. }
  361. kfree_skb(skb);
  362. if (chain_ok) {
  363. caldata->paprd_done = true;
  364. ath_paprd_activate(sc);
  365. }
  366. fail_paprd:
  367. ath9k_ps_restore(sc);
  368. }
  369. /*
  370. * This routine performs the periodic noise floor calibration function
  371. * that is used to adjust and optimize the chip performance. This
  372. * takes environmental changes (location, temperature) into account.
  373. * When the task is complete, it reschedules itself depending on the
  374. * appropriate interval that was calculated.
  375. */
  376. void ath_ani_calibrate(unsigned long data)
  377. {
  378. struct ath_softc *sc = (struct ath_softc *)data;
  379. struct ath_hw *ah = sc->sc_ah;
  380. struct ath_common *common = ath9k_hw_common(ah);
  381. bool longcal = false;
  382. bool shortcal = false;
  383. bool aniflag = false;
  384. unsigned int timestamp = jiffies_to_msecs(jiffies);
  385. u32 cal_interval, short_cal_interval, long_cal_interval;
  386. unsigned long flags;
  387. if (ah->caldata && ah->caldata->nfcal_interference)
  388. long_cal_interval = ATH_LONG_CALINTERVAL_INT;
  389. else
  390. long_cal_interval = ATH_LONG_CALINTERVAL;
  391. short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
  392. ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
  393. /* Only calibrate if awake */
  394. if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
  395. goto set_timer;
  396. ath9k_ps_wakeup(sc);
  397. /* Long calibration runs independently of short calibration. */
  398. if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
  399. longcal = true;
  400. ath_dbg(common, ATH_DBG_ANI, "longcal @%lu\n", jiffies);
  401. common->ani.longcal_timer = timestamp;
  402. }
  403. /* Short calibration applies only while caldone is false */
  404. if (!common->ani.caldone) {
  405. if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
  406. shortcal = true;
  407. ath_dbg(common, ATH_DBG_ANI,
  408. "shortcal @%lu\n", jiffies);
  409. common->ani.shortcal_timer = timestamp;
  410. common->ani.resetcal_timer = timestamp;
  411. }
  412. } else {
  413. if ((timestamp - common->ani.resetcal_timer) >=
  414. ATH_RESTART_CALINTERVAL) {
  415. common->ani.caldone = ath9k_hw_reset_calvalid(ah);
  416. if (common->ani.caldone)
  417. common->ani.resetcal_timer = timestamp;
  418. }
  419. }
  420. /* Verify whether we must check ANI */
  421. if ((timestamp - common->ani.checkani_timer) >=
  422. ah->config.ani_poll_interval) {
  423. aniflag = true;
  424. common->ani.checkani_timer = timestamp;
  425. }
  426. /* Skip all processing if there's nothing to do. */
  427. if (longcal || shortcal || aniflag) {
  428. /* Call ANI routine if necessary */
  429. if (aniflag) {
  430. spin_lock_irqsave(&common->cc_lock, flags);
  431. ath9k_hw_ani_monitor(ah, ah->curchan);
  432. ath_update_survey_stats(sc);
  433. spin_unlock_irqrestore(&common->cc_lock, flags);
  434. }
  435. /* Perform calibration if necessary */
  436. if (longcal || shortcal) {
  437. common->ani.caldone =
  438. ath9k_hw_calibrate(ah,
  439. ah->curchan,
  440. common->rx_chainmask,
  441. longcal);
  442. }
  443. }
  444. ath9k_ps_restore(sc);
  445. set_timer:
  446. /*
  447. * Set timer interval based on previous results.
  448. * The interval must be the shortest necessary to satisfy ANI,
  449. * short calibration and long calibration.
  450. */
  451. cal_interval = ATH_LONG_CALINTERVAL;
  452. if (sc->sc_ah->config.enable_ani)
  453. cal_interval = min(cal_interval,
  454. (u32)ah->config.ani_poll_interval);
  455. if (!common->ani.caldone)
  456. cal_interval = min(cal_interval, (u32)short_cal_interval);
  457. mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
  458. if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) {
  459. if (!ah->caldata->paprd_done)
  460. ieee80211_queue_work(sc->hw, &sc->paprd_work);
  461. else if (!ah->paprd_table_write_done)
  462. ath_paprd_activate(sc);
  463. }
  464. }
  465. static void ath_node_attach(struct ath_softc *sc, struct ieee80211_sta *sta)
  466. {
  467. struct ath_node *an;
  468. struct ath_hw *ah = sc->sc_ah;
  469. an = (struct ath_node *)sta->drv_priv;
  470. #ifdef CONFIG_ATH9K_DEBUGFS
  471. spin_lock(&sc->nodes_lock);
  472. list_add(&an->list, &sc->nodes);
  473. spin_unlock(&sc->nodes_lock);
  474. an->sta = sta;
  475. #endif
  476. if ((ah->caps.hw_caps) & ATH9K_HW_CAP_APM)
  477. sc->sc_flags |= SC_OP_ENABLE_APM;
  478. if (sc->sc_flags & SC_OP_TXAGGR) {
  479. ath_tx_node_init(sc, an);
  480. an->maxampdu = 1 << (IEEE80211_HT_MAX_AMPDU_FACTOR +
  481. sta->ht_cap.ampdu_factor);
  482. an->mpdudensity = parse_mpdudensity(sta->ht_cap.ampdu_density);
  483. }
  484. }
  485. static void ath_node_detach(struct ath_softc *sc, struct ieee80211_sta *sta)
  486. {
  487. struct ath_node *an = (struct ath_node *)sta->drv_priv;
  488. #ifdef CONFIG_ATH9K_DEBUGFS
  489. spin_lock(&sc->nodes_lock);
  490. list_del(&an->list);
  491. spin_unlock(&sc->nodes_lock);
  492. an->sta = NULL;
  493. #endif
  494. if (sc->sc_flags & SC_OP_TXAGGR)
  495. ath_tx_node_cleanup(sc, an);
  496. }
  497. void ath_hw_check(struct work_struct *work)
  498. {
  499. struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
  500. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  501. unsigned long flags;
  502. int busy;
  503. ath9k_ps_wakeup(sc);
  504. if (ath9k_hw_check_alive(sc->sc_ah))
  505. goto out;
  506. spin_lock_irqsave(&common->cc_lock, flags);
  507. busy = ath_update_survey_stats(sc);
  508. spin_unlock_irqrestore(&common->cc_lock, flags);
  509. ath_dbg(common, ATH_DBG_RESET, "Possible baseband hang, "
  510. "busy=%d (try %d)\n", busy, sc->hw_busy_count + 1);
  511. if (busy >= 99) {
  512. if (++sc->hw_busy_count >= 3)
  513. ath_reset(sc, true);
  514. } else if (busy >= 0)
  515. sc->hw_busy_count = 0;
  516. out:
  517. ath9k_ps_restore(sc);
  518. }
  519. void ath9k_tasklet(unsigned long data)
  520. {
  521. struct ath_softc *sc = (struct ath_softc *)data;
  522. struct ath_hw *ah = sc->sc_ah;
  523. struct ath_common *common = ath9k_hw_common(ah);
  524. u32 status = sc->intrstatus;
  525. u32 rxmask;
  526. if (status & ATH9K_INT_FATAL) {
  527. ath_reset(sc, true);
  528. return;
  529. }
  530. ath9k_ps_wakeup(sc);
  531. spin_lock(&sc->sc_pcu_lock);
  532. /*
  533. * Only run the baseband hang check if beacons stop working in AP or
  534. * IBSS mode, because it has a high false positive rate. For station
  535. * mode it should not be necessary, since the upper layers will detect
  536. * this through a beacon miss automatically and the following channel
  537. * change will trigger a hardware reset anyway
  538. */
  539. if (ath9k_hw_numtxpending(ah, sc->beacon.beaconq) != 0 &&
  540. !ath9k_hw_check_alive(ah))
  541. ieee80211_queue_work(sc->hw, &sc->hw_check_work);
  542. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  543. rxmask = (ATH9K_INT_RXHP | ATH9K_INT_RXLP | ATH9K_INT_RXEOL |
  544. ATH9K_INT_RXORN);
  545. else
  546. rxmask = (ATH9K_INT_RX | ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  547. if (status & rxmask) {
  548. /* Check for high priority Rx first */
  549. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  550. (status & ATH9K_INT_RXHP))
  551. ath_rx_tasklet(sc, 0, true);
  552. ath_rx_tasklet(sc, 0, false);
  553. }
  554. if (status & ATH9K_INT_TX) {
  555. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  556. ath_tx_edma_tasklet(sc);
  557. else
  558. ath_tx_tasklet(sc);
  559. }
  560. if ((status & ATH9K_INT_TSFOOR) && sc->ps_enabled) {
  561. /*
  562. * TSF sync does not look correct; remain awake to sync with
  563. * the next Beacon.
  564. */
  565. ath_dbg(common, ATH_DBG_PS,
  566. "TSFOOR - Sync with next Beacon\n");
  567. sc->ps_flags |= PS_WAIT_FOR_BEACON | PS_BEACON_SYNC;
  568. }
  569. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  570. if (status & ATH9K_INT_GENTIMER)
  571. ath_gen_timer_isr(sc->sc_ah);
  572. /* re-enable hardware interrupt */
  573. ath9k_hw_enable_interrupts(ah);
  574. spin_unlock(&sc->sc_pcu_lock);
  575. ath9k_ps_restore(sc);
  576. }
  577. irqreturn_t ath_isr(int irq, void *dev)
  578. {
  579. #define SCHED_INTR ( \
  580. ATH9K_INT_FATAL | \
  581. ATH9K_INT_RXORN | \
  582. ATH9K_INT_RXEOL | \
  583. ATH9K_INT_RX | \
  584. ATH9K_INT_RXLP | \
  585. ATH9K_INT_RXHP | \
  586. ATH9K_INT_TX | \
  587. ATH9K_INT_BMISS | \
  588. ATH9K_INT_CST | \
  589. ATH9K_INT_TSFOOR | \
  590. ATH9K_INT_GENTIMER)
  591. struct ath_softc *sc = dev;
  592. struct ath_hw *ah = sc->sc_ah;
  593. struct ath_common *common = ath9k_hw_common(ah);
  594. enum ath9k_int status;
  595. bool sched = false;
  596. /*
  597. * The hardware is not ready/present, don't
  598. * touch anything. Note this can happen early
  599. * on if the IRQ is shared.
  600. */
  601. if (sc->sc_flags & SC_OP_INVALID)
  602. return IRQ_NONE;
  603. /* shared irq, not for us */
  604. if (!ath9k_hw_intrpend(ah))
  605. return IRQ_NONE;
  606. /*
  607. * Figure out the reason(s) for the interrupt. Note
  608. * that the hal returns a pseudo-ISR that may include
  609. * bits we haven't explicitly enabled so we mask the
  610. * value to insure we only process bits we requested.
  611. */
  612. ath9k_hw_getisr(ah, &status); /* NB: clears ISR too */
  613. status &= ah->imask; /* discard unasked-for bits */
  614. /*
  615. * If there are no status bits set, then this interrupt was not
  616. * for me (should have been caught above).
  617. */
  618. if (!status)
  619. return IRQ_NONE;
  620. /* Cache the status */
  621. sc->intrstatus = status;
  622. if (status & SCHED_INTR)
  623. sched = true;
  624. /*
  625. * If a FATAL or RXORN interrupt is received, we have to reset the
  626. * chip immediately.
  627. */
  628. if ((status & ATH9K_INT_FATAL) || ((status & ATH9K_INT_RXORN) &&
  629. !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)))
  630. goto chip_reset;
  631. if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) &&
  632. (status & ATH9K_INT_BB_WATCHDOG)) {
  633. spin_lock(&common->cc_lock);
  634. ath_hw_cycle_counters_update(common);
  635. ar9003_hw_bb_watchdog_dbg_info(ah);
  636. spin_unlock(&common->cc_lock);
  637. goto chip_reset;
  638. }
  639. if (status & ATH9K_INT_SWBA)
  640. tasklet_schedule(&sc->bcon_tasklet);
  641. if (status & ATH9K_INT_TXURN)
  642. ath9k_hw_updatetxtriglevel(ah, true);
  643. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) {
  644. if (status & ATH9K_INT_RXEOL) {
  645. ah->imask &= ~(ATH9K_INT_RXEOL | ATH9K_INT_RXORN);
  646. ath9k_hw_set_interrupts(ah, ah->imask);
  647. }
  648. }
  649. if (status & ATH9K_INT_MIB) {
  650. /*
  651. * Disable interrupts until we service the MIB
  652. * interrupt; otherwise it will continue to
  653. * fire.
  654. */
  655. ath9k_hw_disable_interrupts(ah);
  656. /*
  657. * Let the hal handle the event. We assume
  658. * it will clear whatever condition caused
  659. * the interrupt.
  660. */
  661. spin_lock(&common->cc_lock);
  662. ath9k_hw_proc_mib_event(ah);
  663. spin_unlock(&common->cc_lock);
  664. ath9k_hw_enable_interrupts(ah);
  665. }
  666. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  667. if (status & ATH9K_INT_TIM_TIMER) {
  668. if (ATH_DBG_WARN_ON_ONCE(sc->ps_idle))
  669. goto chip_reset;
  670. /* Clear RxAbort bit so that we can
  671. * receive frames */
  672. ath9k_setpower(sc, ATH9K_PM_AWAKE);
  673. ath9k_hw_setrxabort(sc->sc_ah, 0);
  674. sc->ps_flags |= PS_WAIT_FOR_BEACON;
  675. }
  676. chip_reset:
  677. ath_debug_stat_interrupt(sc, status);
  678. if (sched) {
  679. /* turn off every interrupt */
  680. ath9k_hw_disable_interrupts(ah);
  681. tasklet_schedule(&sc->intr_tq);
  682. }
  683. return IRQ_HANDLED;
  684. #undef SCHED_INTR
  685. }
  686. static void ath9k_bss_assoc_info(struct ath_softc *sc,
  687. struct ieee80211_hw *hw,
  688. struct ieee80211_vif *vif,
  689. struct ieee80211_bss_conf *bss_conf)
  690. {
  691. struct ath_hw *ah = sc->sc_ah;
  692. struct ath_common *common = ath9k_hw_common(ah);
  693. if (bss_conf->assoc) {
  694. ath_dbg(common, ATH_DBG_CONFIG,
  695. "Bss Info ASSOC %d, bssid: %pM\n",
  696. bss_conf->aid, common->curbssid);
  697. /* New association, store aid */
  698. common->curaid = bss_conf->aid;
  699. ath9k_hw_write_associd(ah);
  700. /*
  701. * Request a re-configuration of Beacon related timers
  702. * on the receipt of the first Beacon frame (i.e.,
  703. * after time sync with the AP).
  704. */
  705. sc->ps_flags |= PS_BEACON_SYNC;
  706. /* Configure the beacon */
  707. ath_beacon_config(sc, vif);
  708. /* Reset rssi stats */
  709. sc->last_rssi = ATH_RSSI_DUMMY_MARKER;
  710. sc->sc_ah->stats.avgbrssi = ATH_RSSI_DUMMY_MARKER;
  711. sc->sc_flags |= SC_OP_ANI_RUN;
  712. ath_start_ani(common);
  713. } else {
  714. ath_dbg(common, ATH_DBG_CONFIG, "Bss Info DISASSOC\n");
  715. common->curaid = 0;
  716. /* Stop ANI */
  717. sc->sc_flags &= ~SC_OP_ANI_RUN;
  718. del_timer_sync(&common->ani.timer);
  719. }
  720. }
  721. void ath_radio_enable(struct ath_softc *sc, struct ieee80211_hw *hw)
  722. {
  723. struct ath_hw *ah = sc->sc_ah;
  724. struct ath_common *common = ath9k_hw_common(ah);
  725. struct ieee80211_channel *channel = hw->conf.channel;
  726. int r;
  727. ath9k_ps_wakeup(sc);
  728. spin_lock_bh(&sc->sc_pcu_lock);
  729. ath9k_hw_configpcipowersave(ah, 0, 0);
  730. if (!ah->curchan)
  731. ah->curchan = ath9k_cmn_get_curchannel(sc->hw, ah);
  732. r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  733. if (r) {
  734. ath_err(common,
  735. "Unable to reset channel (%u MHz), reset status %d\n",
  736. channel->center_freq, r);
  737. }
  738. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  739. sc->config.txpowlimit, &sc->curtxpow);
  740. if (ath_startrecv(sc) != 0) {
  741. ath_err(common, "Unable to restart recv logic\n");
  742. goto out;
  743. }
  744. if (sc->sc_flags & SC_OP_BEACONS)
  745. ath_beacon_config(sc, NULL); /* restart beacons */
  746. /* Re-Enable interrupts */
  747. ath9k_hw_set_interrupts(ah, ah->imask);
  748. /* Enable LED */
  749. ath9k_hw_cfg_output(ah, ah->led_pin,
  750. AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  751. ath9k_hw_set_gpio(ah, ah->led_pin, 0);
  752. ieee80211_wake_queues(hw);
  753. ieee80211_queue_delayed_work(hw, &sc->hw_pll_work, HZ/2);
  754. out:
  755. spin_unlock_bh(&sc->sc_pcu_lock);
  756. ath9k_ps_restore(sc);
  757. }
  758. void ath_radio_disable(struct ath_softc *sc, struct ieee80211_hw *hw)
  759. {
  760. struct ath_hw *ah = sc->sc_ah;
  761. struct ieee80211_channel *channel = hw->conf.channel;
  762. int r;
  763. ath9k_ps_wakeup(sc);
  764. cancel_delayed_work_sync(&sc->hw_pll_work);
  765. spin_lock_bh(&sc->sc_pcu_lock);
  766. ieee80211_stop_queues(hw);
  767. /*
  768. * Keep the LED on when the radio is disabled
  769. * during idle unassociated state.
  770. */
  771. if (!sc->ps_idle) {
  772. ath9k_hw_set_gpio(ah, ah->led_pin, 1);
  773. ath9k_hw_cfg_gpio_input(ah, ah->led_pin);
  774. }
  775. /* Disable interrupts */
  776. ath9k_hw_disable_interrupts(ah);
  777. ath_drain_all_txq(sc, false); /* clear pending tx frames */
  778. ath_stoprecv(sc); /* turn off frame recv */
  779. ath_flushrecv(sc); /* flush recv queue */
  780. if (!ah->curchan)
  781. ah->curchan = ath9k_cmn_get_curchannel(hw, ah);
  782. r = ath9k_hw_reset(ah, ah->curchan, ah->caldata, false);
  783. if (r) {
  784. ath_err(ath9k_hw_common(sc->sc_ah),
  785. "Unable to reset channel (%u MHz), reset status %d\n",
  786. channel->center_freq, r);
  787. }
  788. ath9k_hw_phy_disable(ah);
  789. ath9k_hw_configpcipowersave(ah, 1, 1);
  790. spin_unlock_bh(&sc->sc_pcu_lock);
  791. ath9k_ps_restore(sc);
  792. }
  793. int ath_reset(struct ath_softc *sc, bool retry_tx)
  794. {
  795. struct ath_hw *ah = sc->sc_ah;
  796. struct ath_common *common = ath9k_hw_common(ah);
  797. struct ieee80211_hw *hw = sc->hw;
  798. int r;
  799. sc->hw_busy_count = 0;
  800. /* Stop ANI */
  801. del_timer_sync(&common->ani.timer);
  802. ath9k_ps_wakeup(sc);
  803. spin_lock_bh(&sc->sc_pcu_lock);
  804. ieee80211_stop_queues(hw);
  805. ath9k_hw_disable_interrupts(ah);
  806. ath_drain_all_txq(sc, retry_tx);
  807. ath_stoprecv(sc);
  808. ath_flushrecv(sc);
  809. r = ath9k_hw_reset(ah, sc->sc_ah->curchan, ah->caldata, false);
  810. if (r)
  811. ath_err(common,
  812. "Unable to reset hardware; reset status %d\n", r);
  813. if (ath_startrecv(sc) != 0)
  814. ath_err(common, "Unable to start recv logic\n");
  815. /*
  816. * We may be doing a reset in response to a request
  817. * that changes the channel so update any state that
  818. * might change as a result.
  819. */
  820. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  821. sc->config.txpowlimit, &sc->curtxpow);
  822. if ((sc->sc_flags & SC_OP_BEACONS) || !(sc->sc_flags & (SC_OP_OFFCHANNEL)))
  823. ath_beacon_config(sc, NULL); /* restart beacons */
  824. ath9k_hw_set_interrupts(ah, ah->imask);
  825. if (retry_tx) {
  826. int i;
  827. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  828. if (ATH_TXQ_SETUP(sc, i)) {
  829. spin_lock_bh(&sc->tx.txq[i].axq_lock);
  830. ath_txq_schedule(sc, &sc->tx.txq[i]);
  831. spin_unlock_bh(&sc->tx.txq[i].axq_lock);
  832. }
  833. }
  834. }
  835. ieee80211_wake_queues(hw);
  836. spin_unlock_bh(&sc->sc_pcu_lock);
  837. /* Start ANI */
  838. ath_start_ani(common);
  839. ath9k_ps_restore(sc);
  840. return r;
  841. }
  842. /**********************/
  843. /* mac80211 callbacks */
  844. /**********************/
  845. static int ath9k_start(struct ieee80211_hw *hw)
  846. {
  847. struct ath_softc *sc = hw->priv;
  848. struct ath_hw *ah = sc->sc_ah;
  849. struct ath_common *common = ath9k_hw_common(ah);
  850. struct ieee80211_channel *curchan = hw->conf.channel;
  851. struct ath9k_channel *init_channel;
  852. int r;
  853. ath_dbg(common, ATH_DBG_CONFIG,
  854. "Starting driver with initial channel: %d MHz\n",
  855. curchan->center_freq);
  856. ath9k_ps_wakeup(sc);
  857. mutex_lock(&sc->mutex);
  858. /* setup initial channel */
  859. sc->chan_idx = curchan->hw_value;
  860. init_channel = ath9k_cmn_get_curchannel(hw, ah);
  861. /* Reset SERDES registers */
  862. ath9k_hw_configpcipowersave(ah, 0, 0);
  863. /*
  864. * The basic interface to setting the hardware in a good
  865. * state is ``reset''. On return the hardware is known to
  866. * be powered up and with interrupts disabled. This must
  867. * be followed by initialization of the appropriate bits
  868. * and then setup of the interrupt mask.
  869. */
  870. spin_lock_bh(&sc->sc_pcu_lock);
  871. r = ath9k_hw_reset(ah, init_channel, ah->caldata, false);
  872. if (r) {
  873. ath_err(common,
  874. "Unable to reset hardware; reset status %d (freq %u MHz)\n",
  875. r, curchan->center_freq);
  876. spin_unlock_bh(&sc->sc_pcu_lock);
  877. goto mutex_unlock;
  878. }
  879. /*
  880. * This is needed only to setup initial state
  881. * but it's best done after a reset.
  882. */
  883. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  884. sc->config.txpowlimit, &sc->curtxpow);
  885. /*
  886. * Setup the hardware after reset:
  887. * The receive engine is set going.
  888. * Frame transmit is handled entirely
  889. * in the frame output path; there's nothing to do
  890. * here except setup the interrupt mask.
  891. */
  892. if (ath_startrecv(sc) != 0) {
  893. ath_err(common, "Unable to start recv logic\n");
  894. r = -EIO;
  895. spin_unlock_bh(&sc->sc_pcu_lock);
  896. goto mutex_unlock;
  897. }
  898. spin_unlock_bh(&sc->sc_pcu_lock);
  899. /* Setup our intr mask. */
  900. ah->imask = ATH9K_INT_TX | ATH9K_INT_RXEOL |
  901. ATH9K_INT_RXORN | ATH9K_INT_FATAL |
  902. ATH9K_INT_GLOBAL;
  903. if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)
  904. ah->imask |= ATH9K_INT_RXHP |
  905. ATH9K_INT_RXLP |
  906. ATH9K_INT_BB_WATCHDOG;
  907. else
  908. ah->imask |= ATH9K_INT_RX;
  909. ah->imask |= ATH9K_INT_GTT;
  910. if (ah->caps.hw_caps & ATH9K_HW_CAP_HT)
  911. ah->imask |= ATH9K_INT_CST;
  912. sc->sc_flags &= ~SC_OP_INVALID;
  913. sc->sc_ah->is_monitoring = false;
  914. /* Disable BMISS interrupt when we're not associated */
  915. ah->imask &= ~(ATH9K_INT_SWBA | ATH9K_INT_BMISS);
  916. ath9k_hw_set_interrupts(ah, ah->imask);
  917. ieee80211_wake_queues(hw);
  918. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work, 0);
  919. if ((ah->btcoex_hw.scheme != ATH_BTCOEX_CFG_NONE) &&
  920. !ah->btcoex_hw.enabled) {
  921. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  922. AR_STOMP_LOW_WLAN_WGHT);
  923. ath9k_hw_btcoex_enable(ah);
  924. if (common->bus_ops->bt_coex_prep)
  925. common->bus_ops->bt_coex_prep(common);
  926. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  927. ath9k_btcoex_timer_resume(sc);
  928. }
  929. if (ah->caps.pcie_lcr_extsync_en && common->bus_ops->extn_synch_en)
  930. common->bus_ops->extn_synch_en(common);
  931. mutex_unlock:
  932. mutex_unlock(&sc->mutex);
  933. ath9k_ps_restore(sc);
  934. return r;
  935. }
  936. static void ath9k_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  937. {
  938. struct ath_softc *sc = hw->priv;
  939. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  940. struct ath_tx_control txctl;
  941. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data;
  942. if (sc->ps_enabled) {
  943. /*
  944. * mac80211 does not set PM field for normal data frames, so we
  945. * need to update that based on the current PS mode.
  946. */
  947. if (ieee80211_is_data(hdr->frame_control) &&
  948. !ieee80211_is_nullfunc(hdr->frame_control) &&
  949. !ieee80211_has_pm(hdr->frame_control)) {
  950. ath_dbg(common, ATH_DBG_PS,
  951. "Add PM=1 for a TX frame while in PS mode\n");
  952. hdr->frame_control |= cpu_to_le16(IEEE80211_FCTL_PM);
  953. }
  954. }
  955. if (unlikely(sc->sc_ah->power_mode != ATH9K_PM_AWAKE)) {
  956. /*
  957. * We are using PS-Poll and mac80211 can request TX while in
  958. * power save mode. Need to wake up hardware for the TX to be
  959. * completed and if needed, also for RX of buffered frames.
  960. */
  961. ath9k_ps_wakeup(sc);
  962. if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP))
  963. ath9k_hw_setrxabort(sc->sc_ah, 0);
  964. if (ieee80211_is_pspoll(hdr->frame_control)) {
  965. ath_dbg(common, ATH_DBG_PS,
  966. "Sending PS-Poll to pick a buffered frame\n");
  967. sc->ps_flags |= PS_WAIT_FOR_PSPOLL_DATA;
  968. } else {
  969. ath_dbg(common, ATH_DBG_PS,
  970. "Wake up to complete TX\n");
  971. sc->ps_flags |= PS_WAIT_FOR_TX_ACK;
  972. }
  973. /*
  974. * The actual restore operation will happen only after
  975. * the sc_flags bit is cleared. We are just dropping
  976. * the ps_usecount here.
  977. */
  978. ath9k_ps_restore(sc);
  979. }
  980. memset(&txctl, 0, sizeof(struct ath_tx_control));
  981. txctl.txq = sc->tx.txq_map[skb_get_queue_mapping(skb)];
  982. ath_dbg(common, ATH_DBG_XMIT, "transmitting packet, skb: %p\n", skb);
  983. if (ath_tx_start(hw, skb, &txctl) != 0) {
  984. ath_dbg(common, ATH_DBG_XMIT, "TX failed\n");
  985. goto exit;
  986. }
  987. return;
  988. exit:
  989. dev_kfree_skb_any(skb);
  990. }
  991. static void ath9k_stop(struct ieee80211_hw *hw)
  992. {
  993. struct ath_softc *sc = hw->priv;
  994. struct ath_hw *ah = sc->sc_ah;
  995. struct ath_common *common = ath9k_hw_common(ah);
  996. mutex_lock(&sc->mutex);
  997. cancel_delayed_work_sync(&sc->tx_complete_work);
  998. cancel_delayed_work_sync(&sc->hw_pll_work);
  999. cancel_work_sync(&sc->paprd_work);
  1000. cancel_work_sync(&sc->hw_check_work);
  1001. if (sc->sc_flags & SC_OP_INVALID) {
  1002. ath_dbg(common, ATH_DBG_ANY, "Device not present\n");
  1003. mutex_unlock(&sc->mutex);
  1004. return;
  1005. }
  1006. /* Ensure HW is awake when we try to shut it down. */
  1007. ath9k_ps_wakeup(sc);
  1008. if (ah->btcoex_hw.enabled) {
  1009. ath9k_hw_btcoex_disable(ah);
  1010. if (ah->btcoex_hw.scheme == ATH_BTCOEX_CFG_3WIRE)
  1011. ath9k_btcoex_timer_pause(sc);
  1012. }
  1013. spin_lock_bh(&sc->sc_pcu_lock);
  1014. /* prevent tasklets to enable interrupts once we disable them */
  1015. ah->imask &= ~ATH9K_INT_GLOBAL;
  1016. /* make sure h/w will not generate any interrupt
  1017. * before setting the invalid flag. */
  1018. ath9k_hw_disable_interrupts(ah);
  1019. if (!(sc->sc_flags & SC_OP_INVALID)) {
  1020. ath_drain_all_txq(sc, false);
  1021. ath_stoprecv(sc);
  1022. ath9k_hw_phy_disable(ah);
  1023. } else
  1024. sc->rx.rxlink = NULL;
  1025. if (sc->rx.frag) {
  1026. dev_kfree_skb_any(sc->rx.frag);
  1027. sc->rx.frag = NULL;
  1028. }
  1029. /* disable HAL and put h/w to sleep */
  1030. ath9k_hw_disable(ah);
  1031. ath9k_hw_configpcipowersave(ah, 1, 1);
  1032. spin_unlock_bh(&sc->sc_pcu_lock);
  1033. /* we can now sync irq and kill any running tasklets, since we already
  1034. * disabled interrupts and not holding a spin lock */
  1035. synchronize_irq(sc->irq);
  1036. tasklet_kill(&sc->intr_tq);
  1037. tasklet_kill(&sc->bcon_tasklet);
  1038. ath9k_ps_restore(sc);
  1039. sc->ps_idle = true;
  1040. ath_radio_disable(sc, hw);
  1041. sc->sc_flags |= SC_OP_INVALID;
  1042. mutex_unlock(&sc->mutex);
  1043. ath_dbg(common, ATH_DBG_CONFIG, "Driver halt\n");
  1044. }
  1045. bool ath9k_uses_beacons(int type)
  1046. {
  1047. switch (type) {
  1048. case NL80211_IFTYPE_AP:
  1049. case NL80211_IFTYPE_ADHOC:
  1050. case NL80211_IFTYPE_MESH_POINT:
  1051. return true;
  1052. default:
  1053. return false;
  1054. }
  1055. }
  1056. static void ath9k_reclaim_beacon(struct ath_softc *sc,
  1057. struct ieee80211_vif *vif)
  1058. {
  1059. struct ath_vif *avp = (void *)vif->drv_priv;
  1060. ath9k_set_beaconing_status(sc, false);
  1061. ath_beacon_return(sc, avp);
  1062. ath9k_set_beaconing_status(sc, true);
  1063. sc->sc_flags &= ~SC_OP_BEACONS;
  1064. }
  1065. static void ath9k_vif_iter(void *data, u8 *mac, struct ieee80211_vif *vif)
  1066. {
  1067. struct ath9k_vif_iter_data *iter_data = data;
  1068. int i;
  1069. if (iter_data->hw_macaddr)
  1070. for (i = 0; i < ETH_ALEN; i++)
  1071. iter_data->mask[i] &=
  1072. ~(iter_data->hw_macaddr[i] ^ mac[i]);
  1073. switch (vif->type) {
  1074. case NL80211_IFTYPE_AP:
  1075. iter_data->naps++;
  1076. break;
  1077. case NL80211_IFTYPE_STATION:
  1078. iter_data->nstations++;
  1079. break;
  1080. case NL80211_IFTYPE_ADHOC:
  1081. iter_data->nadhocs++;
  1082. break;
  1083. case NL80211_IFTYPE_MESH_POINT:
  1084. iter_data->nmeshes++;
  1085. break;
  1086. case NL80211_IFTYPE_WDS:
  1087. iter_data->nwds++;
  1088. break;
  1089. default:
  1090. iter_data->nothers++;
  1091. break;
  1092. }
  1093. }
  1094. /* Called with sc->mutex held. */
  1095. void ath9k_calculate_iter_data(struct ieee80211_hw *hw,
  1096. struct ieee80211_vif *vif,
  1097. struct ath9k_vif_iter_data *iter_data)
  1098. {
  1099. struct ath_softc *sc = hw->priv;
  1100. struct ath_hw *ah = sc->sc_ah;
  1101. struct ath_common *common = ath9k_hw_common(ah);
  1102. /*
  1103. * Use the hardware MAC address as reference, the hardware uses it
  1104. * together with the BSSID mask when matching addresses.
  1105. */
  1106. memset(iter_data, 0, sizeof(*iter_data));
  1107. iter_data->hw_macaddr = common->macaddr;
  1108. memset(&iter_data->mask, 0xff, ETH_ALEN);
  1109. if (vif)
  1110. ath9k_vif_iter(iter_data, vif->addr, vif);
  1111. /* Get list of all active MAC addresses */
  1112. ieee80211_iterate_active_interfaces_atomic(sc->hw, ath9k_vif_iter,
  1113. iter_data);
  1114. }
  1115. /* Called with sc->mutex held. */
  1116. static void ath9k_calculate_summary_state(struct ieee80211_hw *hw,
  1117. struct ieee80211_vif *vif)
  1118. {
  1119. struct ath_softc *sc = hw->priv;
  1120. struct ath_hw *ah = sc->sc_ah;
  1121. struct ath_common *common = ath9k_hw_common(ah);
  1122. struct ath9k_vif_iter_data iter_data;
  1123. ath9k_calculate_iter_data(hw, vif, &iter_data);
  1124. /* Set BSSID mask. */
  1125. memcpy(common->bssidmask, iter_data.mask, ETH_ALEN);
  1126. ath_hw_setbssidmask(common);
  1127. /* Set op-mode & TSF */
  1128. if (iter_data.naps > 0) {
  1129. ath9k_hw_set_tsfadjust(ah, 1);
  1130. sc->sc_flags |= SC_OP_TSF_RESET;
  1131. ah->opmode = NL80211_IFTYPE_AP;
  1132. } else {
  1133. ath9k_hw_set_tsfadjust(ah, 0);
  1134. sc->sc_flags &= ~SC_OP_TSF_RESET;
  1135. if (iter_data.nwds + iter_data.nmeshes)
  1136. ah->opmode = NL80211_IFTYPE_AP;
  1137. else if (iter_data.nadhocs)
  1138. ah->opmode = NL80211_IFTYPE_ADHOC;
  1139. else
  1140. ah->opmode = NL80211_IFTYPE_STATION;
  1141. }
  1142. /*
  1143. * Enable MIB interrupts when there are hardware phy counters.
  1144. */
  1145. if ((iter_data.nstations + iter_data.nadhocs + iter_data.nmeshes) > 0) {
  1146. if (ah->config.enable_ani)
  1147. ah->imask |= ATH9K_INT_MIB;
  1148. ah->imask |= ATH9K_INT_TSFOOR;
  1149. } else {
  1150. ah->imask &= ~ATH9K_INT_MIB;
  1151. ah->imask &= ~ATH9K_INT_TSFOOR;
  1152. }
  1153. ath9k_hw_set_interrupts(ah, ah->imask);
  1154. /* Set up ANI */
  1155. if ((iter_data.naps + iter_data.nadhocs) > 0) {
  1156. sc->sc_flags |= SC_OP_ANI_RUN;
  1157. ath_start_ani(common);
  1158. } else {
  1159. sc->sc_flags &= ~SC_OP_ANI_RUN;
  1160. del_timer_sync(&common->ani.timer);
  1161. }
  1162. }
  1163. /* Called with sc->mutex held, vif counts set up properly. */
  1164. static void ath9k_do_vif_add_setup(struct ieee80211_hw *hw,
  1165. struct ieee80211_vif *vif)
  1166. {
  1167. struct ath_softc *sc = hw->priv;
  1168. ath9k_calculate_summary_state(hw, vif);
  1169. if (ath9k_uses_beacons(vif->type)) {
  1170. int error;
  1171. /* This may fail because upper levels do not have beacons
  1172. * properly configured yet. That's OK, we assume it
  1173. * will be properly configured and then we will be notified
  1174. * in the info_changed method and set up beacons properly
  1175. * there.
  1176. */
  1177. ath9k_set_beaconing_status(sc, false);
  1178. error = ath_beacon_alloc(sc, vif);
  1179. if (!error)
  1180. ath_beacon_config(sc, vif);
  1181. ath9k_set_beaconing_status(sc, true);
  1182. }
  1183. }
  1184. static int ath9k_add_interface(struct ieee80211_hw *hw,
  1185. struct ieee80211_vif *vif)
  1186. {
  1187. struct ath_softc *sc = hw->priv;
  1188. struct ath_hw *ah = sc->sc_ah;
  1189. struct ath_common *common = ath9k_hw_common(ah);
  1190. struct ath_vif *avp = (void *)vif->drv_priv;
  1191. int ret = 0;
  1192. ath9k_ps_wakeup(sc);
  1193. mutex_lock(&sc->mutex);
  1194. switch (vif->type) {
  1195. case NL80211_IFTYPE_STATION:
  1196. case NL80211_IFTYPE_WDS:
  1197. case NL80211_IFTYPE_ADHOC:
  1198. case NL80211_IFTYPE_AP:
  1199. case NL80211_IFTYPE_MESH_POINT:
  1200. break;
  1201. default:
  1202. ath_err(common, "Interface type %d not yet supported\n",
  1203. vif->type);
  1204. ret = -EOPNOTSUPP;
  1205. goto out;
  1206. }
  1207. if (ath9k_uses_beacons(vif->type)) {
  1208. if (sc->nbcnvifs >= ATH_BCBUF) {
  1209. ath_err(common, "Not enough beacon buffers when adding"
  1210. " new interface of type: %i\n",
  1211. vif->type);
  1212. ret = -ENOBUFS;
  1213. goto out;
  1214. }
  1215. }
  1216. if ((vif->type == NL80211_IFTYPE_ADHOC) &&
  1217. sc->nvifs > 0) {
  1218. ath_err(common, "Cannot create ADHOC interface when other"
  1219. " interfaces already exist.\n");
  1220. ret = -EINVAL;
  1221. goto out;
  1222. }
  1223. ath_dbg(common, ATH_DBG_CONFIG,
  1224. "Attach a VIF of type: %d\n", vif->type);
  1225. /* Set the VIF opmode */
  1226. avp->av_opmode = vif->type;
  1227. avp->av_bslot = -1;
  1228. sc->nvifs++;
  1229. ath9k_do_vif_add_setup(hw, vif);
  1230. out:
  1231. mutex_unlock(&sc->mutex);
  1232. ath9k_ps_restore(sc);
  1233. return ret;
  1234. }
  1235. static int ath9k_change_interface(struct ieee80211_hw *hw,
  1236. struct ieee80211_vif *vif,
  1237. enum nl80211_iftype new_type,
  1238. bool p2p)
  1239. {
  1240. struct ath_softc *sc = hw->priv;
  1241. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1242. int ret = 0;
  1243. ath_dbg(common, ATH_DBG_CONFIG, "Change Interface\n");
  1244. mutex_lock(&sc->mutex);
  1245. ath9k_ps_wakeup(sc);
  1246. /* See if new interface type is valid. */
  1247. if ((new_type == NL80211_IFTYPE_ADHOC) &&
  1248. (sc->nvifs > 1)) {
  1249. ath_err(common, "When using ADHOC, it must be the only"
  1250. " interface.\n");
  1251. ret = -EINVAL;
  1252. goto out;
  1253. }
  1254. if (ath9k_uses_beacons(new_type) &&
  1255. !ath9k_uses_beacons(vif->type)) {
  1256. if (sc->nbcnvifs >= ATH_BCBUF) {
  1257. ath_err(common, "No beacon slot available\n");
  1258. ret = -ENOBUFS;
  1259. goto out;
  1260. }
  1261. }
  1262. /* Clean up old vif stuff */
  1263. if (ath9k_uses_beacons(vif->type))
  1264. ath9k_reclaim_beacon(sc, vif);
  1265. /* Add new settings */
  1266. vif->type = new_type;
  1267. vif->p2p = p2p;
  1268. ath9k_do_vif_add_setup(hw, vif);
  1269. out:
  1270. ath9k_ps_restore(sc);
  1271. mutex_unlock(&sc->mutex);
  1272. return ret;
  1273. }
  1274. static void ath9k_remove_interface(struct ieee80211_hw *hw,
  1275. struct ieee80211_vif *vif)
  1276. {
  1277. struct ath_softc *sc = hw->priv;
  1278. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1279. ath_dbg(common, ATH_DBG_CONFIG, "Detach Interface\n");
  1280. ath9k_ps_wakeup(sc);
  1281. mutex_lock(&sc->mutex);
  1282. sc->nvifs--;
  1283. /* Reclaim beacon resources */
  1284. if (ath9k_uses_beacons(vif->type))
  1285. ath9k_reclaim_beacon(sc, vif);
  1286. ath9k_calculate_summary_state(hw, NULL);
  1287. mutex_unlock(&sc->mutex);
  1288. ath9k_ps_restore(sc);
  1289. }
  1290. static void ath9k_enable_ps(struct ath_softc *sc)
  1291. {
  1292. struct ath_hw *ah = sc->sc_ah;
  1293. sc->ps_enabled = true;
  1294. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1295. if ((ah->imask & ATH9K_INT_TIM_TIMER) == 0) {
  1296. ah->imask |= ATH9K_INT_TIM_TIMER;
  1297. ath9k_hw_set_interrupts(ah, ah->imask);
  1298. }
  1299. ath9k_hw_setrxabort(ah, 1);
  1300. }
  1301. }
  1302. static void ath9k_disable_ps(struct ath_softc *sc)
  1303. {
  1304. struct ath_hw *ah = sc->sc_ah;
  1305. sc->ps_enabled = false;
  1306. ath9k_hw_setpower(ah, ATH9K_PM_AWAKE);
  1307. if (!(ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) {
  1308. ath9k_hw_setrxabort(ah, 0);
  1309. sc->ps_flags &= ~(PS_WAIT_FOR_BEACON |
  1310. PS_WAIT_FOR_CAB |
  1311. PS_WAIT_FOR_PSPOLL_DATA |
  1312. PS_WAIT_FOR_TX_ACK);
  1313. if (ah->imask & ATH9K_INT_TIM_TIMER) {
  1314. ah->imask &= ~ATH9K_INT_TIM_TIMER;
  1315. ath9k_hw_set_interrupts(ah, ah->imask);
  1316. }
  1317. }
  1318. }
  1319. static int ath9k_config(struct ieee80211_hw *hw, u32 changed)
  1320. {
  1321. struct ath_softc *sc = hw->priv;
  1322. struct ath_hw *ah = sc->sc_ah;
  1323. struct ath_common *common = ath9k_hw_common(ah);
  1324. struct ieee80211_conf *conf = &hw->conf;
  1325. bool disable_radio = false;
  1326. mutex_lock(&sc->mutex);
  1327. /*
  1328. * Leave this as the first check because we need to turn on the
  1329. * radio if it was disabled before prior to processing the rest
  1330. * of the changes. Likewise we must only disable the radio towards
  1331. * the end.
  1332. */
  1333. if (changed & IEEE80211_CONF_CHANGE_IDLE) {
  1334. sc->ps_idle = !!(conf->flags & IEEE80211_CONF_IDLE);
  1335. if (!sc->ps_idle) {
  1336. ath_radio_enable(sc, hw);
  1337. ath_dbg(common, ATH_DBG_CONFIG,
  1338. "not-idle: enabling radio\n");
  1339. } else {
  1340. disable_radio = true;
  1341. }
  1342. }
  1343. /*
  1344. * We just prepare to enable PS. We have to wait until our AP has
  1345. * ACK'd our null data frame to disable RX otherwise we'll ignore
  1346. * those ACKs and end up retransmitting the same null data frames.
  1347. * IEEE80211_CONF_CHANGE_PS is only passed by mac80211 for STA mode.
  1348. */
  1349. if (changed & IEEE80211_CONF_CHANGE_PS) {
  1350. unsigned long flags;
  1351. spin_lock_irqsave(&sc->sc_pm_lock, flags);
  1352. if (conf->flags & IEEE80211_CONF_PS)
  1353. ath9k_enable_ps(sc);
  1354. else
  1355. ath9k_disable_ps(sc);
  1356. spin_unlock_irqrestore(&sc->sc_pm_lock, flags);
  1357. }
  1358. if (changed & IEEE80211_CONF_CHANGE_MONITOR) {
  1359. if (conf->flags & IEEE80211_CONF_MONITOR) {
  1360. ath_dbg(common, ATH_DBG_CONFIG,
  1361. "Monitor mode is enabled\n");
  1362. sc->sc_ah->is_monitoring = true;
  1363. } else {
  1364. ath_dbg(common, ATH_DBG_CONFIG,
  1365. "Monitor mode is disabled\n");
  1366. sc->sc_ah->is_monitoring = false;
  1367. }
  1368. }
  1369. if (changed & IEEE80211_CONF_CHANGE_CHANNEL) {
  1370. struct ieee80211_channel *curchan = hw->conf.channel;
  1371. int pos = curchan->hw_value;
  1372. int old_pos = -1;
  1373. unsigned long flags;
  1374. if (ah->curchan)
  1375. old_pos = ah->curchan - &ah->channels[0];
  1376. if (hw->conf.flags & IEEE80211_CONF_OFFCHANNEL)
  1377. sc->sc_flags |= SC_OP_OFFCHANNEL;
  1378. else
  1379. sc->sc_flags &= ~SC_OP_OFFCHANNEL;
  1380. ath_dbg(common, ATH_DBG_CONFIG,
  1381. "Set channel: %d MHz type: %d\n",
  1382. curchan->center_freq, conf->channel_type);
  1383. ath9k_cmn_update_ichannel(&sc->sc_ah->channels[pos],
  1384. curchan, conf->channel_type);
  1385. /* update survey stats for the old channel before switching */
  1386. spin_lock_irqsave(&common->cc_lock, flags);
  1387. ath_update_survey_stats(sc);
  1388. spin_unlock_irqrestore(&common->cc_lock, flags);
  1389. /*
  1390. * If the operating channel changes, change the survey in-use flags
  1391. * along with it.
  1392. * Reset the survey data for the new channel, unless we're switching
  1393. * back to the operating channel from an off-channel operation.
  1394. */
  1395. if (!(hw->conf.flags & IEEE80211_CONF_OFFCHANNEL) &&
  1396. sc->cur_survey != &sc->survey[pos]) {
  1397. if (sc->cur_survey)
  1398. sc->cur_survey->filled &= ~SURVEY_INFO_IN_USE;
  1399. sc->cur_survey = &sc->survey[pos];
  1400. memset(sc->cur_survey, 0, sizeof(struct survey_info));
  1401. sc->cur_survey->filled |= SURVEY_INFO_IN_USE;
  1402. } else if (!(sc->survey[pos].filled & SURVEY_INFO_IN_USE)) {
  1403. memset(&sc->survey[pos], 0, sizeof(struct survey_info));
  1404. }
  1405. if (ath_set_channel(sc, hw, &sc->sc_ah->channels[pos]) < 0) {
  1406. ath_err(common, "Unable to set channel\n");
  1407. mutex_unlock(&sc->mutex);
  1408. return -EINVAL;
  1409. }
  1410. /*
  1411. * The most recent snapshot of channel->noisefloor for the old
  1412. * channel is only available after the hardware reset. Copy it to
  1413. * the survey stats now.
  1414. */
  1415. if (old_pos >= 0)
  1416. ath_update_survey_nf(sc, old_pos);
  1417. }
  1418. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  1419. ath_dbg(common, ATH_DBG_CONFIG,
  1420. "Set power: %d\n", conf->power_level);
  1421. sc->config.txpowlimit = 2 * conf->power_level;
  1422. ath9k_ps_wakeup(sc);
  1423. ath9k_cmn_update_txpow(ah, sc->curtxpow,
  1424. sc->config.txpowlimit, &sc->curtxpow);
  1425. ath9k_ps_restore(sc);
  1426. }
  1427. if (disable_radio) {
  1428. ath_dbg(common, ATH_DBG_CONFIG, "idle: disabling radio\n");
  1429. ath_radio_disable(sc, hw);
  1430. }
  1431. mutex_unlock(&sc->mutex);
  1432. return 0;
  1433. }
  1434. #define SUPPORTED_FILTERS \
  1435. (FIF_PROMISC_IN_BSS | \
  1436. FIF_ALLMULTI | \
  1437. FIF_CONTROL | \
  1438. FIF_PSPOLL | \
  1439. FIF_OTHER_BSS | \
  1440. FIF_BCN_PRBRESP_PROMISC | \
  1441. FIF_PROBE_REQ | \
  1442. FIF_FCSFAIL)
  1443. /* FIXME: sc->sc_full_reset ? */
  1444. static void ath9k_configure_filter(struct ieee80211_hw *hw,
  1445. unsigned int changed_flags,
  1446. unsigned int *total_flags,
  1447. u64 multicast)
  1448. {
  1449. struct ath_softc *sc = hw->priv;
  1450. u32 rfilt;
  1451. changed_flags &= SUPPORTED_FILTERS;
  1452. *total_flags &= SUPPORTED_FILTERS;
  1453. sc->rx.rxfilter = *total_flags;
  1454. ath9k_ps_wakeup(sc);
  1455. rfilt = ath_calcrxfilter(sc);
  1456. ath9k_hw_setrxfilter(sc->sc_ah, rfilt);
  1457. ath9k_ps_restore(sc);
  1458. ath_dbg(ath9k_hw_common(sc->sc_ah), ATH_DBG_CONFIG,
  1459. "Set HW RX filter: 0x%x\n", rfilt);
  1460. }
  1461. static int ath9k_sta_add(struct ieee80211_hw *hw,
  1462. struct ieee80211_vif *vif,
  1463. struct ieee80211_sta *sta)
  1464. {
  1465. struct ath_softc *sc = hw->priv;
  1466. ath_node_attach(sc, sta);
  1467. return 0;
  1468. }
  1469. static int ath9k_sta_remove(struct ieee80211_hw *hw,
  1470. struct ieee80211_vif *vif,
  1471. struct ieee80211_sta *sta)
  1472. {
  1473. struct ath_softc *sc = hw->priv;
  1474. ath_node_detach(sc, sta);
  1475. return 0;
  1476. }
  1477. static int ath9k_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1478. const struct ieee80211_tx_queue_params *params)
  1479. {
  1480. struct ath_softc *sc = hw->priv;
  1481. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1482. struct ath_txq *txq;
  1483. struct ath9k_tx_queue_info qi;
  1484. int ret = 0;
  1485. if (queue >= WME_NUM_AC)
  1486. return 0;
  1487. txq = sc->tx.txq_map[queue];
  1488. ath9k_ps_wakeup(sc);
  1489. mutex_lock(&sc->mutex);
  1490. memset(&qi, 0, sizeof(struct ath9k_tx_queue_info));
  1491. qi.tqi_aifs = params->aifs;
  1492. qi.tqi_cwmin = params->cw_min;
  1493. qi.tqi_cwmax = params->cw_max;
  1494. qi.tqi_burstTime = params->txop;
  1495. ath_dbg(common, ATH_DBG_CONFIG,
  1496. "Configure tx [queue/halq] [%d/%d], aifs: %d, cw_min: %d, cw_max: %d, txop: %d\n",
  1497. queue, txq->axq_qnum, params->aifs, params->cw_min,
  1498. params->cw_max, params->txop);
  1499. ret = ath_txq_update(sc, txq->axq_qnum, &qi);
  1500. if (ret)
  1501. ath_err(common, "TXQ Update failed\n");
  1502. if (sc->sc_ah->opmode == NL80211_IFTYPE_ADHOC)
  1503. if (queue == WME_AC_BE && !ret)
  1504. ath_beaconq_config(sc);
  1505. mutex_unlock(&sc->mutex);
  1506. ath9k_ps_restore(sc);
  1507. return ret;
  1508. }
  1509. static int ath9k_set_key(struct ieee80211_hw *hw,
  1510. enum set_key_cmd cmd,
  1511. struct ieee80211_vif *vif,
  1512. struct ieee80211_sta *sta,
  1513. struct ieee80211_key_conf *key)
  1514. {
  1515. struct ath_softc *sc = hw->priv;
  1516. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1517. int ret = 0;
  1518. if (ath9k_modparam_nohwcrypt)
  1519. return -ENOSPC;
  1520. mutex_lock(&sc->mutex);
  1521. ath9k_ps_wakeup(sc);
  1522. ath_dbg(common, ATH_DBG_CONFIG, "Set HW Key\n");
  1523. switch (cmd) {
  1524. case SET_KEY:
  1525. ret = ath_key_config(common, vif, sta, key);
  1526. if (ret >= 0) {
  1527. key->hw_key_idx = ret;
  1528. /* push IV and Michael MIC generation to stack */
  1529. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  1530. if (key->cipher == WLAN_CIPHER_SUITE_TKIP)
  1531. key->flags |= IEEE80211_KEY_FLAG_GENERATE_MMIC;
  1532. if (sc->sc_ah->sw_mgmt_crypto &&
  1533. key->cipher == WLAN_CIPHER_SUITE_CCMP)
  1534. key->flags |= IEEE80211_KEY_FLAG_SW_MGMT;
  1535. ret = 0;
  1536. }
  1537. break;
  1538. case DISABLE_KEY:
  1539. ath_key_delete(common, key);
  1540. break;
  1541. default:
  1542. ret = -EINVAL;
  1543. }
  1544. ath9k_ps_restore(sc);
  1545. mutex_unlock(&sc->mutex);
  1546. return ret;
  1547. }
  1548. static void ath9k_bss_info_changed(struct ieee80211_hw *hw,
  1549. struct ieee80211_vif *vif,
  1550. struct ieee80211_bss_conf *bss_conf,
  1551. u32 changed)
  1552. {
  1553. struct ath_softc *sc = hw->priv;
  1554. struct ath_beacon_config *cur_conf = &sc->cur_beacon_conf;
  1555. struct ath_hw *ah = sc->sc_ah;
  1556. struct ath_common *common = ath9k_hw_common(ah);
  1557. struct ath_vif *avp = (void *)vif->drv_priv;
  1558. int slottime;
  1559. int error;
  1560. ath9k_ps_wakeup(sc);
  1561. mutex_lock(&sc->mutex);
  1562. if (changed & BSS_CHANGED_BSSID) {
  1563. /* Set BSSID */
  1564. memcpy(common->curbssid, bss_conf->bssid, ETH_ALEN);
  1565. memcpy(avp->bssid, bss_conf->bssid, ETH_ALEN);
  1566. common->curaid = 0;
  1567. ath9k_hw_write_associd(ah);
  1568. /* Set aggregation protection mode parameters */
  1569. sc->config.ath_aggr_prot = 0;
  1570. ath_dbg(common, ATH_DBG_CONFIG, "BSSID: %pM aid: 0x%x\n",
  1571. common->curbssid, common->curaid);
  1572. /* need to reconfigure the beacon */
  1573. sc->sc_flags &= ~SC_OP_BEACONS ;
  1574. }
  1575. /* Enable transmission of beacons (AP, IBSS, MESH) */
  1576. if ((changed & BSS_CHANGED_BEACON) ||
  1577. ((changed & BSS_CHANGED_BEACON_ENABLED) && bss_conf->enable_beacon)) {
  1578. ath9k_set_beaconing_status(sc, false);
  1579. error = ath_beacon_alloc(sc, vif);
  1580. if (!error)
  1581. ath_beacon_config(sc, vif);
  1582. ath9k_set_beaconing_status(sc, true);
  1583. }
  1584. if (changed & BSS_CHANGED_ERP_SLOT) {
  1585. if (bss_conf->use_short_slot)
  1586. slottime = 9;
  1587. else
  1588. slottime = 20;
  1589. if (vif->type == NL80211_IFTYPE_AP) {
  1590. /*
  1591. * Defer update, so that connected stations can adjust
  1592. * their settings at the same time.
  1593. * See beacon.c for more details
  1594. */
  1595. sc->beacon.slottime = slottime;
  1596. sc->beacon.updateslot = UPDATE;
  1597. } else {
  1598. ah->slottime = slottime;
  1599. ath9k_hw_init_global_settings(ah);
  1600. }
  1601. }
  1602. /* Disable transmission of beacons */
  1603. if ((changed & BSS_CHANGED_BEACON_ENABLED) &&
  1604. !bss_conf->enable_beacon) {
  1605. ath9k_set_beaconing_status(sc, false);
  1606. avp->is_bslot_active = false;
  1607. ath9k_set_beaconing_status(sc, true);
  1608. }
  1609. if (changed & BSS_CHANGED_BEACON_INT) {
  1610. cur_conf->beacon_interval = bss_conf->beacon_int;
  1611. /*
  1612. * In case of AP mode, the HW TSF has to be reset
  1613. * when the beacon interval changes.
  1614. */
  1615. if (vif->type == NL80211_IFTYPE_AP) {
  1616. sc->sc_flags |= SC_OP_TSF_RESET;
  1617. ath9k_set_beaconing_status(sc, false);
  1618. error = ath_beacon_alloc(sc, vif);
  1619. if (!error)
  1620. ath_beacon_config(sc, vif);
  1621. ath9k_set_beaconing_status(sc, true);
  1622. } else {
  1623. ath_beacon_config(sc, vif);
  1624. }
  1625. }
  1626. if (changed & BSS_CHANGED_ERP_PREAMBLE) {
  1627. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed PREAMBLE %d\n",
  1628. bss_conf->use_short_preamble);
  1629. if (bss_conf->use_short_preamble)
  1630. sc->sc_flags |= SC_OP_PREAMBLE_SHORT;
  1631. else
  1632. sc->sc_flags &= ~SC_OP_PREAMBLE_SHORT;
  1633. }
  1634. if (changed & BSS_CHANGED_ERP_CTS_PROT) {
  1635. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed CTS PROT %d\n",
  1636. bss_conf->use_cts_prot);
  1637. if (bss_conf->use_cts_prot &&
  1638. hw->conf.channel->band != IEEE80211_BAND_5GHZ)
  1639. sc->sc_flags |= SC_OP_PROTECT_ENABLE;
  1640. else
  1641. sc->sc_flags &= ~SC_OP_PROTECT_ENABLE;
  1642. }
  1643. if (changed & BSS_CHANGED_ASSOC) {
  1644. ath_dbg(common, ATH_DBG_CONFIG, "BSS Changed ASSOC %d\n",
  1645. bss_conf->assoc);
  1646. ath9k_bss_assoc_info(sc, hw, vif, bss_conf);
  1647. }
  1648. mutex_unlock(&sc->mutex);
  1649. ath9k_ps_restore(sc);
  1650. }
  1651. static u64 ath9k_get_tsf(struct ieee80211_hw *hw)
  1652. {
  1653. struct ath_softc *sc = hw->priv;
  1654. u64 tsf;
  1655. mutex_lock(&sc->mutex);
  1656. ath9k_ps_wakeup(sc);
  1657. tsf = ath9k_hw_gettsf64(sc->sc_ah);
  1658. ath9k_ps_restore(sc);
  1659. mutex_unlock(&sc->mutex);
  1660. return tsf;
  1661. }
  1662. static void ath9k_set_tsf(struct ieee80211_hw *hw, u64 tsf)
  1663. {
  1664. struct ath_softc *sc = hw->priv;
  1665. mutex_lock(&sc->mutex);
  1666. ath9k_ps_wakeup(sc);
  1667. ath9k_hw_settsf64(sc->sc_ah, tsf);
  1668. ath9k_ps_restore(sc);
  1669. mutex_unlock(&sc->mutex);
  1670. }
  1671. static void ath9k_reset_tsf(struct ieee80211_hw *hw)
  1672. {
  1673. struct ath_softc *sc = hw->priv;
  1674. mutex_lock(&sc->mutex);
  1675. ath9k_ps_wakeup(sc);
  1676. ath9k_hw_reset_tsf(sc->sc_ah);
  1677. ath9k_ps_restore(sc);
  1678. mutex_unlock(&sc->mutex);
  1679. }
  1680. static int ath9k_ampdu_action(struct ieee80211_hw *hw,
  1681. struct ieee80211_vif *vif,
  1682. enum ieee80211_ampdu_mlme_action action,
  1683. struct ieee80211_sta *sta,
  1684. u16 tid, u16 *ssn, u8 buf_size)
  1685. {
  1686. struct ath_softc *sc = hw->priv;
  1687. int ret = 0;
  1688. local_bh_disable();
  1689. switch (action) {
  1690. case IEEE80211_AMPDU_RX_START:
  1691. if (!(sc->sc_flags & SC_OP_RXAGGR))
  1692. ret = -ENOTSUPP;
  1693. break;
  1694. case IEEE80211_AMPDU_RX_STOP:
  1695. break;
  1696. case IEEE80211_AMPDU_TX_START:
  1697. if (!(sc->sc_flags & SC_OP_TXAGGR))
  1698. return -EOPNOTSUPP;
  1699. ath9k_ps_wakeup(sc);
  1700. ret = ath_tx_aggr_start(sc, sta, tid, ssn);
  1701. if (!ret)
  1702. ieee80211_start_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1703. ath9k_ps_restore(sc);
  1704. break;
  1705. case IEEE80211_AMPDU_TX_STOP:
  1706. ath9k_ps_wakeup(sc);
  1707. ath_tx_aggr_stop(sc, sta, tid);
  1708. ieee80211_stop_tx_ba_cb_irqsafe(vif, sta->addr, tid);
  1709. ath9k_ps_restore(sc);
  1710. break;
  1711. case IEEE80211_AMPDU_TX_OPERATIONAL:
  1712. ath9k_ps_wakeup(sc);
  1713. ath_tx_aggr_resume(sc, sta, tid);
  1714. ath9k_ps_restore(sc);
  1715. break;
  1716. default:
  1717. ath_err(ath9k_hw_common(sc->sc_ah), "Unknown AMPDU action\n");
  1718. }
  1719. local_bh_enable();
  1720. return ret;
  1721. }
  1722. static int ath9k_get_survey(struct ieee80211_hw *hw, int idx,
  1723. struct survey_info *survey)
  1724. {
  1725. struct ath_softc *sc = hw->priv;
  1726. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  1727. struct ieee80211_supported_band *sband;
  1728. struct ieee80211_channel *chan;
  1729. unsigned long flags;
  1730. int pos;
  1731. spin_lock_irqsave(&common->cc_lock, flags);
  1732. if (idx == 0)
  1733. ath_update_survey_stats(sc);
  1734. sband = hw->wiphy->bands[IEEE80211_BAND_2GHZ];
  1735. if (sband && idx >= sband->n_channels) {
  1736. idx -= sband->n_channels;
  1737. sband = NULL;
  1738. }
  1739. if (!sband)
  1740. sband = hw->wiphy->bands[IEEE80211_BAND_5GHZ];
  1741. if (!sband || idx >= sband->n_channels) {
  1742. spin_unlock_irqrestore(&common->cc_lock, flags);
  1743. return -ENOENT;
  1744. }
  1745. chan = &sband->channels[idx];
  1746. pos = chan->hw_value;
  1747. memcpy(survey, &sc->survey[pos], sizeof(*survey));
  1748. survey->channel = chan;
  1749. spin_unlock_irqrestore(&common->cc_lock, flags);
  1750. return 0;
  1751. }
  1752. static void ath9k_set_coverage_class(struct ieee80211_hw *hw, u8 coverage_class)
  1753. {
  1754. struct ath_softc *sc = hw->priv;
  1755. struct ath_hw *ah = sc->sc_ah;
  1756. mutex_lock(&sc->mutex);
  1757. ah->coverage_class = coverage_class;
  1758. ath9k_hw_init_global_settings(ah);
  1759. mutex_unlock(&sc->mutex);
  1760. }
  1761. static void ath9k_flush(struct ieee80211_hw *hw, bool drop)
  1762. {
  1763. struct ath_softc *sc = hw->priv;
  1764. int timeout = 200; /* ms */
  1765. int i, j;
  1766. ath9k_ps_wakeup(sc);
  1767. mutex_lock(&sc->mutex);
  1768. cancel_delayed_work_sync(&sc->tx_complete_work);
  1769. if (drop)
  1770. timeout = 1;
  1771. for (j = 0; j < timeout; j++) {
  1772. int npend = 0;
  1773. if (j)
  1774. usleep_range(1000, 2000);
  1775. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++) {
  1776. if (!ATH_TXQ_SETUP(sc, i))
  1777. continue;
  1778. npend += ath9k_has_pending_frames(sc, &sc->tx.txq[i]);
  1779. }
  1780. if (!npend)
  1781. goto out;
  1782. }
  1783. if (!ath_drain_all_txq(sc, false))
  1784. ath_reset(sc, false);
  1785. ieee80211_wake_queues(hw);
  1786. out:
  1787. ieee80211_queue_delayed_work(hw, &sc->tx_complete_work, 0);
  1788. mutex_unlock(&sc->mutex);
  1789. ath9k_ps_restore(sc);
  1790. }
  1791. struct ieee80211_ops ath9k_ops = {
  1792. .tx = ath9k_tx,
  1793. .start = ath9k_start,
  1794. .stop = ath9k_stop,
  1795. .add_interface = ath9k_add_interface,
  1796. .change_interface = ath9k_change_interface,
  1797. .remove_interface = ath9k_remove_interface,
  1798. .config = ath9k_config,
  1799. .configure_filter = ath9k_configure_filter,
  1800. .sta_add = ath9k_sta_add,
  1801. .sta_remove = ath9k_sta_remove,
  1802. .conf_tx = ath9k_conf_tx,
  1803. .bss_info_changed = ath9k_bss_info_changed,
  1804. .set_key = ath9k_set_key,
  1805. .get_tsf = ath9k_get_tsf,
  1806. .set_tsf = ath9k_set_tsf,
  1807. .reset_tsf = ath9k_reset_tsf,
  1808. .ampdu_action = ath9k_ampdu_action,
  1809. .get_survey = ath9k_get_survey,
  1810. .rfkill_poll = ath9k_rfkill_poll_state,
  1811. .set_coverage_class = ath9k_set_coverage_class,
  1812. .flush = ath9k_flush,
  1813. };