rt2800usb.h 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. Copyright (C) 2009 Ivo van Doorn <IvDoorn@gmail.com>
  3. Copyright (C) 2009 Mattias Nissler <mattias.nissler@gmx.de>
  4. Copyright (C) 2009 Felix Fietkau <nbd@openwrt.org>
  5. Copyright (C) 2009 Xose Vazquez Perez <xose.vazquez@gmail.com>
  6. Copyright (C) 2009 Axel Kollhofer <rain_maker@root-forum.org>
  7. <http://rt2x00.serialmonkey.com>
  8. This program is free software; you can redistribute it and/or modify
  9. it under the terms of the GNU General Public License as published by
  10. the Free Software Foundation; either version 2 of the License, or
  11. (at your option) any later version.
  12. This program is distributed in the hope that it will be useful,
  13. but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. GNU General Public License for more details.
  16. You should have received a copy of the GNU General Public License
  17. along with this program; if not, write to the
  18. Free Software Foundation, Inc.,
  19. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  20. */
  21. /*
  22. Module: rt2800usb
  23. Abstract: Data structures and registers for the rt2800usb module.
  24. Supported chipsets: RT2800U.
  25. */
  26. #ifndef RT2800USB_H
  27. #define RT2800USB_H
  28. /*
  29. * USB registers.
  30. */
  31. /*
  32. * USB_DMA_CFG
  33. * RX_BULK_AGG_TIMEOUT: Rx Bulk Aggregation TimeOut in unit of 33ns.
  34. * RX_BULK_AGG_LIMIT: Rx Bulk Aggregation Limit in unit of 256 bytes.
  35. * PHY_CLEAR: phy watch dog enable.
  36. * TX_CLEAR: Clear USB DMA TX path.
  37. * TXOP_HALT: Halt TXOP count down when TX buffer is full.
  38. * RX_BULK_AGG_EN: Enable Rx Bulk Aggregation.
  39. * RX_BULK_EN: Enable USB DMA Rx.
  40. * TX_BULK_EN: Enable USB DMA Tx.
  41. * EP_OUT_VALID: OUT endpoint data valid.
  42. * RX_BUSY: USB DMA RX FSM busy.
  43. * TX_BUSY: USB DMA TX FSM busy.
  44. */
  45. #define USB_DMA_CFG 0x02a0
  46. #define USB_DMA_CFG_RX_BULK_AGG_TIMEOUT FIELD32(0x000000ff)
  47. #define USB_DMA_CFG_RX_BULK_AGG_LIMIT FIELD32(0x0000ff00)
  48. #define USB_DMA_CFG_PHY_CLEAR FIELD32(0x00010000)
  49. #define USB_DMA_CFG_TX_CLEAR FIELD32(0x00080000)
  50. #define USB_DMA_CFG_TXOP_HALT FIELD32(0x00100000)
  51. #define USB_DMA_CFG_RX_BULK_AGG_EN FIELD32(0x00200000)
  52. #define USB_DMA_CFG_RX_BULK_EN FIELD32(0x00400000)
  53. #define USB_DMA_CFG_TX_BULK_EN FIELD32(0x00800000)
  54. #define USB_DMA_CFG_EP_OUT_VALID FIELD32(0x3f000000)
  55. #define USB_DMA_CFG_RX_BUSY FIELD32(0x40000000)
  56. #define USB_DMA_CFG_TX_BUSY FIELD32(0x80000000)
  57. /*
  58. * USB_CYC_CFG
  59. */
  60. #define USB_CYC_CFG 0x02a4
  61. #define USB_CYC_CFG_CLOCK_CYCLE FIELD32(0x000000ff)
  62. /*
  63. * 8051 firmware image.
  64. */
  65. #define FIRMWARE_RT2870 "rt2870.bin"
  66. #define FIRMWARE_IMAGE_BASE 0x3000
  67. /*
  68. * DMA descriptor defines.
  69. */
  70. #define TXINFO_DESC_SIZE ( 1 * sizeof(__le32) )
  71. #define RXINFO_DESC_SIZE ( 1 * sizeof(__le32) )
  72. #define RXWI_DESC_SIZE ( 4 * sizeof(__le32) )
  73. #define RXD_DESC_SIZE ( 1 * sizeof(__le32) )
  74. /*
  75. * TX Info structure
  76. */
  77. /*
  78. * Word0
  79. * WIV: Wireless Info Valid. 1: Driver filled WI, 0: DMA needs to copy WI
  80. * QSEL: Select on-chip FIFO ID for 2nd-stage output scheduler.
  81. * 0:MGMT, 1:HCCA 2:EDCA
  82. * USB_DMA_NEXT_VALID: Used ONLY in USB bulk Aggregation, NextValid
  83. * DMA_TX_BURST: used ONLY in USB bulk Aggregation.
  84. * Force USB DMA transmit frame from current selected endpoint
  85. */
  86. #define TXINFO_W0_USB_DMA_TX_PKT_LEN FIELD32(0x0000ffff)
  87. #define TXINFO_W0_WIV FIELD32(0x01000000)
  88. #define TXINFO_W0_QSEL FIELD32(0x06000000)
  89. #define TXINFO_W0_SW_USE_LAST_ROUND FIELD32(0x08000000)
  90. #define TXINFO_W0_USB_DMA_NEXT_VALID FIELD32(0x40000000)
  91. #define TXINFO_W0_USB_DMA_TX_BURST FIELD32(0x80000000)
  92. /*
  93. * RX Info structure
  94. */
  95. /*
  96. * Word 0
  97. */
  98. #define RXINFO_W0_USB_DMA_RX_PKT_LEN FIELD32(0x0000ffff)
  99. /*
  100. * RX WI structure
  101. */
  102. /*
  103. * Word0
  104. */
  105. #define RXWI_W0_WIRELESS_CLI_ID FIELD32(0x000000ff)
  106. #define RXWI_W0_KEY_INDEX FIELD32(0x00000300)
  107. #define RXWI_W0_BSSID FIELD32(0x00001c00)
  108. #define RXWI_W0_UDF FIELD32(0x0000e000)
  109. #define RXWI_W0_MPDU_TOTAL_BYTE_COUNT FIELD32(0x0fff0000)
  110. #define RXWI_W0_TID FIELD32(0xf0000000)
  111. /*
  112. * Word1
  113. */
  114. #define RXWI_W1_FRAG FIELD32(0x0000000f)
  115. #define RXWI_W1_SEQUENCE FIELD32(0x0000fff0)
  116. #define RXWI_W1_MCS FIELD32(0x007f0000)
  117. #define RXWI_W1_BW FIELD32(0x00800000)
  118. #define RXWI_W1_SHORT_GI FIELD32(0x01000000)
  119. #define RXWI_W1_STBC FIELD32(0x06000000)
  120. #define RXWI_W1_PHYMODE FIELD32(0xc0000000)
  121. /*
  122. * Word2
  123. */
  124. #define RXWI_W2_RSSI0 FIELD32(0x000000ff)
  125. #define RXWI_W2_RSSI1 FIELD32(0x0000ff00)
  126. #define RXWI_W2_RSSI2 FIELD32(0x00ff0000)
  127. /*
  128. * Word3
  129. */
  130. #define RXWI_W3_SNR0 FIELD32(0x000000ff)
  131. #define RXWI_W3_SNR1 FIELD32(0x0000ff00)
  132. /*
  133. * RX descriptor format for RX Ring.
  134. */
  135. /*
  136. * Word0
  137. * UNICAST_TO_ME: This RX frame is unicast to me.
  138. * MULTICAST: This is a multicast frame.
  139. * BROADCAST: This is a broadcast frame.
  140. * MY_BSS: this frame belongs to the same BSSID.
  141. * CRC_ERROR: CRC error.
  142. * CIPHER_ERROR: 0: decryption okay, 1:ICV error, 2:MIC error, 3:KEY not valid.
  143. * AMSDU: rx with 802.3 header, not 802.11 header.
  144. */
  145. #define RXD_W0_BA FIELD32(0x00000001)
  146. #define RXD_W0_DATA FIELD32(0x00000002)
  147. #define RXD_W0_NULLDATA FIELD32(0x00000004)
  148. #define RXD_W0_FRAG FIELD32(0x00000008)
  149. #define RXD_W0_UNICAST_TO_ME FIELD32(0x00000010)
  150. #define RXD_W0_MULTICAST FIELD32(0x00000020)
  151. #define RXD_W0_BROADCAST FIELD32(0x00000040)
  152. #define RXD_W0_MY_BSS FIELD32(0x00000080)
  153. #define RXD_W0_CRC_ERROR FIELD32(0x00000100)
  154. #define RXD_W0_CIPHER_ERROR FIELD32(0x00000600)
  155. #define RXD_W0_AMSDU FIELD32(0x00000800)
  156. #define RXD_W0_HTC FIELD32(0x00001000)
  157. #define RXD_W0_RSSI FIELD32(0x00002000)
  158. #define RXD_W0_L2PAD FIELD32(0x00004000)
  159. #define RXD_W0_AMPDU FIELD32(0x00008000)
  160. #define RXD_W0_DECRYPTED FIELD32(0x00010000)
  161. #define RXD_W0_PLCP_RSSI FIELD32(0x00020000)
  162. #define RXD_W0_CIPHER_ALG FIELD32(0x00040000)
  163. #define RXD_W0_LAST_AMSDU FIELD32(0x00080000)
  164. #define RXD_W0_PLCP_SIGNAL FIELD32(0xfff00000)
  165. #endif /* RT2800USB_H */