qlcnic_init.c 37 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541
  1. /*
  2. * Copyright (C) 2009 - QLogic Corporation.
  3. * All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version 2
  8. * of the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  18. * MA 02111-1307, USA.
  19. *
  20. * The full GNU General Public License is included in this distribution
  21. * in the file called "COPYING".
  22. *
  23. */
  24. #include <linux/netdevice.h>
  25. #include <linux/delay.h>
  26. #include "qlcnic.h"
  27. struct crb_addr_pair {
  28. u32 addr;
  29. u32 data;
  30. };
  31. #define QLCNIC_MAX_CRB_XFORM 60
  32. static unsigned int crb_addr_xform[QLCNIC_MAX_CRB_XFORM];
  33. #define crb_addr_transform(name) \
  34. (crb_addr_xform[QLCNIC_HW_PX_MAP_CRB_##name] = \
  35. QLCNIC_HW_CRB_HUB_AGT_ADR_##name << 20)
  36. #define QLCNIC_ADDR_ERROR (0xffffffff)
  37. static void
  38. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  39. struct qlcnic_host_rds_ring *rds_ring);
  40. static void crb_addr_transform_setup(void)
  41. {
  42. crb_addr_transform(XDMA);
  43. crb_addr_transform(TIMR);
  44. crb_addr_transform(SRE);
  45. crb_addr_transform(SQN3);
  46. crb_addr_transform(SQN2);
  47. crb_addr_transform(SQN1);
  48. crb_addr_transform(SQN0);
  49. crb_addr_transform(SQS3);
  50. crb_addr_transform(SQS2);
  51. crb_addr_transform(SQS1);
  52. crb_addr_transform(SQS0);
  53. crb_addr_transform(RPMX7);
  54. crb_addr_transform(RPMX6);
  55. crb_addr_transform(RPMX5);
  56. crb_addr_transform(RPMX4);
  57. crb_addr_transform(RPMX3);
  58. crb_addr_transform(RPMX2);
  59. crb_addr_transform(RPMX1);
  60. crb_addr_transform(RPMX0);
  61. crb_addr_transform(ROMUSB);
  62. crb_addr_transform(SN);
  63. crb_addr_transform(QMN);
  64. crb_addr_transform(QMS);
  65. crb_addr_transform(PGNI);
  66. crb_addr_transform(PGND);
  67. crb_addr_transform(PGN3);
  68. crb_addr_transform(PGN2);
  69. crb_addr_transform(PGN1);
  70. crb_addr_transform(PGN0);
  71. crb_addr_transform(PGSI);
  72. crb_addr_transform(PGSD);
  73. crb_addr_transform(PGS3);
  74. crb_addr_transform(PGS2);
  75. crb_addr_transform(PGS1);
  76. crb_addr_transform(PGS0);
  77. crb_addr_transform(PS);
  78. crb_addr_transform(PH);
  79. crb_addr_transform(NIU);
  80. crb_addr_transform(I2Q);
  81. crb_addr_transform(EG);
  82. crb_addr_transform(MN);
  83. crb_addr_transform(MS);
  84. crb_addr_transform(CAS2);
  85. crb_addr_transform(CAS1);
  86. crb_addr_transform(CAS0);
  87. crb_addr_transform(CAM);
  88. crb_addr_transform(C2C1);
  89. crb_addr_transform(C2C0);
  90. crb_addr_transform(SMB);
  91. crb_addr_transform(OCM0);
  92. crb_addr_transform(I2C0);
  93. }
  94. void qlcnic_release_rx_buffers(struct qlcnic_adapter *adapter)
  95. {
  96. struct qlcnic_recv_context *recv_ctx;
  97. struct qlcnic_host_rds_ring *rds_ring;
  98. struct qlcnic_rx_buffer *rx_buf;
  99. int i, ring;
  100. recv_ctx = &adapter->recv_ctx;
  101. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  102. rds_ring = &recv_ctx->rds_rings[ring];
  103. for (i = 0; i < rds_ring->num_desc; ++i) {
  104. rx_buf = &(rds_ring->rx_buf_arr[i]);
  105. if (rx_buf->state == QLCNIC_BUFFER_FREE)
  106. continue;
  107. pci_unmap_single(adapter->pdev,
  108. rx_buf->dma,
  109. rds_ring->dma_size,
  110. PCI_DMA_FROMDEVICE);
  111. if (rx_buf->skb != NULL)
  112. dev_kfree_skb_any(rx_buf->skb);
  113. }
  114. }
  115. }
  116. void qlcnic_release_tx_buffers(struct qlcnic_adapter *adapter)
  117. {
  118. struct qlcnic_cmd_buffer *cmd_buf;
  119. struct qlcnic_skb_frag *buffrag;
  120. int i, j;
  121. struct qlcnic_host_tx_ring *tx_ring = adapter->tx_ring;
  122. cmd_buf = tx_ring->cmd_buf_arr;
  123. for (i = 0; i < tx_ring->num_desc; i++) {
  124. buffrag = cmd_buf->frag_array;
  125. if (buffrag->dma) {
  126. pci_unmap_single(adapter->pdev, buffrag->dma,
  127. buffrag->length, PCI_DMA_TODEVICE);
  128. buffrag->dma = 0ULL;
  129. }
  130. for (j = 0; j < cmd_buf->frag_count; j++) {
  131. buffrag++;
  132. if (buffrag->dma) {
  133. pci_unmap_page(adapter->pdev, buffrag->dma,
  134. buffrag->length,
  135. PCI_DMA_TODEVICE);
  136. buffrag->dma = 0ULL;
  137. }
  138. }
  139. if (cmd_buf->skb) {
  140. dev_kfree_skb_any(cmd_buf->skb);
  141. cmd_buf->skb = NULL;
  142. }
  143. cmd_buf++;
  144. }
  145. }
  146. void qlcnic_free_sw_resources(struct qlcnic_adapter *adapter)
  147. {
  148. struct qlcnic_recv_context *recv_ctx;
  149. struct qlcnic_host_rds_ring *rds_ring;
  150. struct qlcnic_host_tx_ring *tx_ring;
  151. int ring;
  152. recv_ctx = &adapter->recv_ctx;
  153. if (recv_ctx->rds_rings == NULL)
  154. goto skip_rds;
  155. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  156. rds_ring = &recv_ctx->rds_rings[ring];
  157. vfree(rds_ring->rx_buf_arr);
  158. rds_ring->rx_buf_arr = NULL;
  159. }
  160. kfree(recv_ctx->rds_rings);
  161. skip_rds:
  162. if (adapter->tx_ring == NULL)
  163. return;
  164. tx_ring = adapter->tx_ring;
  165. vfree(tx_ring->cmd_buf_arr);
  166. kfree(adapter->tx_ring);
  167. }
  168. int qlcnic_alloc_sw_resources(struct qlcnic_adapter *adapter)
  169. {
  170. struct qlcnic_recv_context *recv_ctx;
  171. struct qlcnic_host_rds_ring *rds_ring;
  172. struct qlcnic_host_sds_ring *sds_ring;
  173. struct qlcnic_host_tx_ring *tx_ring;
  174. struct qlcnic_rx_buffer *rx_buf;
  175. int ring, i, size;
  176. struct qlcnic_cmd_buffer *cmd_buf_arr;
  177. struct net_device *netdev = adapter->netdev;
  178. size = sizeof(struct qlcnic_host_tx_ring);
  179. tx_ring = kzalloc(size, GFP_KERNEL);
  180. if (tx_ring == NULL) {
  181. dev_err(&netdev->dev, "failed to allocate tx ring struct\n");
  182. return -ENOMEM;
  183. }
  184. adapter->tx_ring = tx_ring;
  185. tx_ring->num_desc = adapter->num_txd;
  186. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  187. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  188. if (cmd_buf_arr == NULL) {
  189. dev_err(&netdev->dev, "failed to allocate cmd buffer ring\n");
  190. return -ENOMEM;
  191. }
  192. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  193. tx_ring->cmd_buf_arr = cmd_buf_arr;
  194. recv_ctx = &adapter->recv_ctx;
  195. size = adapter->max_rds_rings * sizeof(struct qlcnic_host_rds_ring);
  196. rds_ring = kzalloc(size, GFP_KERNEL);
  197. if (rds_ring == NULL) {
  198. dev_err(&netdev->dev, "failed to allocate rds ring struct\n");
  199. return -ENOMEM;
  200. }
  201. recv_ctx->rds_rings = rds_ring;
  202. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  203. rds_ring = &recv_ctx->rds_rings[ring];
  204. switch (ring) {
  205. case RCV_RING_NORMAL:
  206. rds_ring->num_desc = adapter->num_rxd;
  207. if (adapter->ahw.cut_through) {
  208. rds_ring->dma_size =
  209. QLCNIC_CT_DEFAULT_RX_BUF_LEN;
  210. rds_ring->skb_size =
  211. QLCNIC_CT_DEFAULT_RX_BUF_LEN;
  212. } else {
  213. rds_ring->dma_size =
  214. QLCNIC_P3_RX_BUF_MAX_LEN;
  215. rds_ring->skb_size =
  216. rds_ring->dma_size + NET_IP_ALIGN;
  217. }
  218. break;
  219. case RCV_RING_JUMBO:
  220. rds_ring->num_desc = adapter->num_jumbo_rxd;
  221. rds_ring->dma_size =
  222. QLCNIC_P3_RX_JUMBO_BUF_MAX_LEN;
  223. if (adapter->capabilities & QLCNIC_FW_CAPABILITY_HW_LRO)
  224. rds_ring->dma_size += QLCNIC_LRO_BUFFER_EXTRA;
  225. rds_ring->skb_size =
  226. rds_ring->dma_size + NET_IP_ALIGN;
  227. break;
  228. case RCV_RING_LRO:
  229. rds_ring->num_desc = adapter->num_lro_rxd;
  230. rds_ring->dma_size = QLCNIC_RX_LRO_BUFFER_LENGTH;
  231. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  232. break;
  233. }
  234. rds_ring->rx_buf_arr = (struct qlcnic_rx_buffer *)
  235. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  236. if (rds_ring->rx_buf_arr == NULL) {
  237. dev_err(&netdev->dev, "Failed to allocate "
  238. "rx buffer ring %d\n", ring);
  239. goto err_out;
  240. }
  241. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  242. INIT_LIST_HEAD(&rds_ring->free_list);
  243. /*
  244. * Now go through all of them, set reference handles
  245. * and put them in the queues.
  246. */
  247. rx_buf = rds_ring->rx_buf_arr;
  248. for (i = 0; i < rds_ring->num_desc; i++) {
  249. list_add_tail(&rx_buf->list,
  250. &rds_ring->free_list);
  251. rx_buf->ref_handle = i;
  252. rx_buf->state = QLCNIC_BUFFER_FREE;
  253. rx_buf++;
  254. }
  255. spin_lock_init(&rds_ring->lock);
  256. }
  257. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  258. sds_ring = &recv_ctx->sds_rings[ring];
  259. sds_ring->irq = adapter->msix_entries[ring].vector;
  260. sds_ring->adapter = adapter;
  261. sds_ring->num_desc = adapter->num_rxd;
  262. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  263. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  264. }
  265. return 0;
  266. err_out:
  267. qlcnic_free_sw_resources(adapter);
  268. return -ENOMEM;
  269. }
  270. /*
  271. * Utility to translate from internal Phantom CRB address
  272. * to external PCI CRB address.
  273. */
  274. static u32 qlcnic_decode_crb_addr(u32 addr)
  275. {
  276. int i;
  277. u32 base_addr, offset, pci_base;
  278. crb_addr_transform_setup();
  279. pci_base = QLCNIC_ADDR_ERROR;
  280. base_addr = addr & 0xfff00000;
  281. offset = addr & 0x000fffff;
  282. for (i = 0; i < QLCNIC_MAX_CRB_XFORM; i++) {
  283. if (crb_addr_xform[i] == base_addr) {
  284. pci_base = i << 20;
  285. break;
  286. }
  287. }
  288. if (pci_base == QLCNIC_ADDR_ERROR)
  289. return pci_base;
  290. else
  291. return pci_base + offset;
  292. }
  293. #define QLCNIC_MAX_ROM_WAIT_USEC 100
  294. static int qlcnic_wait_rom_done(struct qlcnic_adapter *adapter)
  295. {
  296. long timeout = 0;
  297. long done = 0;
  298. cond_resched();
  299. while (done == 0) {
  300. done = QLCRD32(adapter, QLCNIC_ROMUSB_GLB_STATUS);
  301. done &= 2;
  302. if (++timeout >= QLCNIC_MAX_ROM_WAIT_USEC) {
  303. dev_err(&adapter->pdev->dev,
  304. "Timeout reached waiting for rom done");
  305. return -EIO;
  306. }
  307. udelay(1);
  308. }
  309. return 0;
  310. }
  311. static int do_rom_fast_read(struct qlcnic_adapter *adapter,
  312. int addr, int *valp)
  313. {
  314. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ADDRESS, addr);
  315. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  316. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 3);
  317. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  318. if (qlcnic_wait_rom_done(adapter)) {
  319. dev_err(&adapter->pdev->dev, "Error waiting for rom done\n");
  320. return -EIO;
  321. }
  322. /* reset abyte_cnt and dummy_byte_cnt */
  323. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_ABYTE_CNT, 0);
  324. udelay(10);
  325. QLCWR32(adapter, QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  326. *valp = QLCRD32(adapter, QLCNIC_ROMUSB_ROM_RDATA);
  327. return 0;
  328. }
  329. static int do_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  330. u8 *bytes, size_t size)
  331. {
  332. int addridx;
  333. int ret = 0;
  334. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  335. int v;
  336. ret = do_rom_fast_read(adapter, addridx, &v);
  337. if (ret != 0)
  338. break;
  339. *(__le32 *)bytes = cpu_to_le32(v);
  340. bytes += 4;
  341. }
  342. return ret;
  343. }
  344. int
  345. qlcnic_rom_fast_read_words(struct qlcnic_adapter *adapter, int addr,
  346. u8 *bytes, size_t size)
  347. {
  348. int ret;
  349. ret = qlcnic_rom_lock(adapter);
  350. if (ret < 0)
  351. return ret;
  352. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  353. qlcnic_rom_unlock(adapter);
  354. return ret;
  355. }
  356. int qlcnic_rom_fast_read(struct qlcnic_adapter *adapter, int addr, int *valp)
  357. {
  358. int ret;
  359. if (qlcnic_rom_lock(adapter) != 0)
  360. return -EIO;
  361. ret = do_rom_fast_read(adapter, addr, valp);
  362. qlcnic_rom_unlock(adapter);
  363. return ret;
  364. }
  365. int qlcnic_pinit_from_rom(struct qlcnic_adapter *adapter)
  366. {
  367. int addr, val;
  368. int i, n, init_delay;
  369. struct crb_addr_pair *buf;
  370. unsigned offset;
  371. u32 off;
  372. struct pci_dev *pdev = adapter->pdev;
  373. /* resetall */
  374. qlcnic_rom_lock(adapter);
  375. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0xffffffff);
  376. qlcnic_rom_unlock(adapter);
  377. if (qlcnic_rom_fast_read(adapter, 0, &n) != 0 || (n != 0xcafecafe) ||
  378. qlcnic_rom_fast_read(adapter, 4, &n) != 0) {
  379. dev_err(&pdev->dev, "ERROR Reading crb_init area: val:%x\n", n);
  380. return -EIO;
  381. }
  382. offset = n & 0xffffU;
  383. n = (n >> 16) & 0xffffU;
  384. if (n >= 1024) {
  385. dev_err(&pdev->dev, "QLOGIC card flash not initialized.\n");
  386. return -EIO;
  387. }
  388. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  389. if (buf == NULL) {
  390. dev_err(&pdev->dev, "Unable to calloc memory for rom read.\n");
  391. return -ENOMEM;
  392. }
  393. for (i = 0; i < n; i++) {
  394. if (qlcnic_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  395. qlcnic_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  396. kfree(buf);
  397. return -EIO;
  398. }
  399. buf[i].addr = addr;
  400. buf[i].data = val;
  401. }
  402. for (i = 0; i < n; i++) {
  403. off = qlcnic_decode_crb_addr(buf[i].addr);
  404. if (off == QLCNIC_ADDR_ERROR) {
  405. dev_err(&pdev->dev, "CRB init value out of range %x\n",
  406. buf[i].addr);
  407. continue;
  408. }
  409. off += QLCNIC_PCI_CRBSPACE;
  410. if (off & 1)
  411. continue;
  412. /* skipping cold reboot MAGIC */
  413. if (off == QLCNIC_CAM_RAM(0x1fc))
  414. continue;
  415. if (off == (QLCNIC_CRB_I2C0 + 0x1c))
  416. continue;
  417. if (off == (ROMUSB_GLB + 0xbc)) /* do not reset PCI */
  418. continue;
  419. if (off == (ROMUSB_GLB + 0xa8))
  420. continue;
  421. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  422. continue;
  423. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  424. continue;
  425. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  426. continue;
  427. if ((off & 0x0ff00000) == QLCNIC_CRB_DDR_NET)
  428. continue;
  429. /* skip the function enable register */
  430. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION))
  431. continue;
  432. if (off == QLCNIC_PCIE_REG(PCIE_SETUP_FUNCTION2))
  433. continue;
  434. if ((off & 0x0ff00000) == QLCNIC_CRB_SMB)
  435. continue;
  436. init_delay = 1;
  437. /* After writing this register, HW needs time for CRB */
  438. /* to quiet down (else crb_window returns 0xffffffff) */
  439. if (off == QLCNIC_ROMUSB_GLB_SW_RESET)
  440. init_delay = 1000;
  441. QLCWR32(adapter, off, buf[i].data);
  442. msleep(init_delay);
  443. }
  444. kfree(buf);
  445. /* p2dn replyCount */
  446. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0xec, 0x1e);
  447. /* disable_peg_cache 0 & 1*/
  448. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_D + 0x4c, 8);
  449. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_I + 0x4c, 8);
  450. /* peg_clr_all */
  451. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x8, 0);
  452. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0xc, 0);
  453. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0x8, 0);
  454. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_1 + 0xc, 0);
  455. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0x8, 0);
  456. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_2 + 0xc, 0);
  457. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0x8, 0);
  458. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_3 + 0xc, 0);
  459. return 0;
  460. }
  461. static int
  462. qlcnic_has_mn(struct qlcnic_adapter *adapter)
  463. {
  464. u32 capability, flashed_ver;
  465. capability = 0;
  466. qlcnic_rom_fast_read(adapter,
  467. QLCNIC_FW_VERSION_OFFSET, (int *)&flashed_ver);
  468. flashed_ver = QLCNIC_DECODE_VERSION(flashed_ver);
  469. if (flashed_ver >= QLCNIC_VERSION_CODE(4, 0, 220)) {
  470. capability = QLCRD32(adapter, QLCNIC_PEG_TUNE_CAPABILITY);
  471. if (capability & QLCNIC_PEG_TUNE_MN_PRESENT)
  472. return 1;
  473. }
  474. return 0;
  475. }
  476. static
  477. struct uni_table_desc *qlcnic_get_table_desc(const u8 *unirom, int section)
  478. {
  479. u32 i;
  480. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  481. __le32 entries = cpu_to_le32(directory->num_entries);
  482. for (i = 0; i < entries; i++) {
  483. __le32 offs = cpu_to_le32(directory->findex) +
  484. (i * cpu_to_le32(directory->entry_size));
  485. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  486. if (tab_type == section)
  487. return (struct uni_table_desc *) &unirom[offs];
  488. }
  489. return NULL;
  490. }
  491. static int
  492. qlcnic_set_product_offs(struct qlcnic_adapter *adapter)
  493. {
  494. struct uni_table_desc *ptab_descr;
  495. const u8 *unirom = adapter->fw->data;
  496. u32 i;
  497. __le32 entries;
  498. int mn_present = qlcnic_has_mn(adapter);
  499. ptab_descr = qlcnic_get_table_desc(unirom,
  500. QLCNIC_UNI_DIR_SECT_PRODUCT_TBL);
  501. if (ptab_descr == NULL)
  502. return -1;
  503. entries = cpu_to_le32(ptab_descr->num_entries);
  504. nomn:
  505. for (i = 0; i < entries; i++) {
  506. __le32 flags, file_chiprev, offs;
  507. u8 chiprev = adapter->ahw.revision_id;
  508. u32 flagbit;
  509. offs = cpu_to_le32(ptab_descr->findex) +
  510. (i * cpu_to_le32(ptab_descr->entry_size));
  511. flags = cpu_to_le32(*((int *)&unirom[offs] +
  512. QLCNIC_UNI_FLAGS_OFF));
  513. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  514. QLCNIC_UNI_CHIP_REV_OFF));
  515. flagbit = mn_present ? 1 : 2;
  516. if ((chiprev == file_chiprev) &&
  517. ((1ULL << flagbit) & flags)) {
  518. adapter->file_prd_off = offs;
  519. return 0;
  520. }
  521. }
  522. if (mn_present) {
  523. mn_present = 0;
  524. goto nomn;
  525. }
  526. return -1;
  527. }
  528. static
  529. struct uni_data_desc *qlcnic_get_data_desc(struct qlcnic_adapter *adapter,
  530. u32 section, u32 idx_offset)
  531. {
  532. const u8 *unirom = adapter->fw->data;
  533. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  534. idx_offset));
  535. struct uni_table_desc *tab_desc;
  536. __le32 offs;
  537. tab_desc = qlcnic_get_table_desc(unirom, section);
  538. if (tab_desc == NULL)
  539. return NULL;
  540. offs = cpu_to_le32(tab_desc->findex) +
  541. (cpu_to_le32(tab_desc->entry_size) * idx);
  542. return (struct uni_data_desc *)&unirom[offs];
  543. }
  544. static u8 *
  545. qlcnic_get_bootld_offs(struct qlcnic_adapter *adapter)
  546. {
  547. u32 offs = QLCNIC_BOOTLD_START;
  548. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  549. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  550. QLCNIC_UNI_DIR_SECT_BOOTLD,
  551. QLCNIC_UNI_BOOTLD_IDX_OFF))->findex);
  552. return (u8 *)&adapter->fw->data[offs];
  553. }
  554. static u8 *
  555. qlcnic_get_fw_offs(struct qlcnic_adapter *adapter)
  556. {
  557. u32 offs = QLCNIC_IMAGE_START;
  558. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  559. offs = cpu_to_le32((qlcnic_get_data_desc(adapter,
  560. QLCNIC_UNI_DIR_SECT_FW,
  561. QLCNIC_UNI_FIRMWARE_IDX_OFF))->findex);
  562. return (u8 *)&adapter->fw->data[offs];
  563. }
  564. static __le32
  565. qlcnic_get_fw_size(struct qlcnic_adapter *adapter)
  566. {
  567. if (adapter->fw_type == QLCNIC_UNIFIED_ROMIMAGE)
  568. return cpu_to_le32((qlcnic_get_data_desc(adapter,
  569. QLCNIC_UNI_DIR_SECT_FW,
  570. QLCNIC_UNI_FIRMWARE_IDX_OFF))->size);
  571. else
  572. return cpu_to_le32(
  573. *(u32 *)&adapter->fw->data[QLCNIC_FW_SIZE_OFFSET]);
  574. }
  575. static __le32
  576. qlcnic_get_fw_version(struct qlcnic_adapter *adapter)
  577. {
  578. struct uni_data_desc *fw_data_desc;
  579. const struct firmware *fw = adapter->fw;
  580. __le32 major, minor, sub;
  581. const u8 *ver_str;
  582. int i, ret;
  583. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  584. return cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_VERSION_OFFSET]);
  585. fw_data_desc = qlcnic_get_data_desc(adapter, QLCNIC_UNI_DIR_SECT_FW,
  586. QLCNIC_UNI_FIRMWARE_IDX_OFF);
  587. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  588. cpu_to_le32(fw_data_desc->size) - 17;
  589. for (i = 0; i < 12; i++) {
  590. if (!strncmp(&ver_str[i], "REV=", 4)) {
  591. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  592. &major, &minor, &sub);
  593. if (ret != 3)
  594. return 0;
  595. else
  596. return major + (minor << 8) + (sub << 16);
  597. }
  598. }
  599. return 0;
  600. }
  601. static __le32
  602. qlcnic_get_bios_version(struct qlcnic_adapter *adapter)
  603. {
  604. const struct firmware *fw = adapter->fw;
  605. __le32 bios_ver, prd_off = adapter->file_prd_off;
  606. if (adapter->fw_type != QLCNIC_UNIFIED_ROMIMAGE)
  607. return cpu_to_le32(
  608. *(u32 *)&fw->data[QLCNIC_BIOS_VERSION_OFFSET]);
  609. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  610. + QLCNIC_UNI_BIOS_VERSION_OFF));
  611. return (bios_ver << 24) + ((bios_ver >> 8) & 0xff00) + (bios_ver >> 24);
  612. }
  613. int
  614. qlcnic_need_fw_reset(struct qlcnic_adapter *adapter)
  615. {
  616. u32 count, old_count;
  617. u32 val, version, major, minor, build;
  618. int i, timeout;
  619. if (adapter->need_fw_reset)
  620. return 1;
  621. /* last attempt had failed */
  622. if (QLCRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  623. return 1;
  624. old_count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  625. for (i = 0; i < 10; i++) {
  626. timeout = msleep_interruptible(200);
  627. if (timeout) {
  628. QLCWR32(adapter, CRB_CMDPEG_STATE,
  629. PHAN_INITIALIZE_FAILED);
  630. return -EINTR;
  631. }
  632. count = QLCRD32(adapter, QLCNIC_PEG_ALIVE_COUNTER);
  633. if (count != old_count)
  634. break;
  635. }
  636. /* firmware is dead */
  637. if (count == old_count)
  638. return 1;
  639. /* check if we have got newer or different file firmware */
  640. if (adapter->fw) {
  641. val = qlcnic_get_fw_version(adapter);
  642. version = QLCNIC_DECODE_VERSION(val);
  643. major = QLCRD32(adapter, QLCNIC_FW_VERSION_MAJOR);
  644. minor = QLCRD32(adapter, QLCNIC_FW_VERSION_MINOR);
  645. build = QLCRD32(adapter, QLCNIC_FW_VERSION_SUB);
  646. if (version > QLCNIC_VERSION_CODE(major, minor, build))
  647. return 1;
  648. }
  649. return 0;
  650. }
  651. static const char *fw_name[] = {
  652. QLCNIC_UNIFIED_ROMIMAGE_NAME,
  653. QLCNIC_FLASH_ROMIMAGE_NAME,
  654. };
  655. int
  656. qlcnic_load_firmware(struct qlcnic_adapter *adapter)
  657. {
  658. u64 *ptr64;
  659. u32 i, flashaddr, size;
  660. const struct firmware *fw = adapter->fw;
  661. struct pci_dev *pdev = adapter->pdev;
  662. dev_info(&pdev->dev, "loading firmware from %s\n",
  663. fw_name[adapter->fw_type]);
  664. if (fw) {
  665. __le64 data;
  666. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  667. ptr64 = (u64 *)qlcnic_get_bootld_offs(adapter);
  668. flashaddr = QLCNIC_BOOTLD_START;
  669. for (i = 0; i < size; i++) {
  670. data = cpu_to_le64(ptr64[i]);
  671. if (qlcnic_pci_mem_write_2M(adapter, flashaddr, data))
  672. return -EIO;
  673. flashaddr += 8;
  674. }
  675. size = (__force u32)qlcnic_get_fw_size(adapter) / 8;
  676. ptr64 = (u64 *)qlcnic_get_fw_offs(adapter);
  677. flashaddr = QLCNIC_IMAGE_START;
  678. for (i = 0; i < size; i++) {
  679. data = cpu_to_le64(ptr64[i]);
  680. if (qlcnic_pci_mem_write_2M(adapter,
  681. flashaddr, data))
  682. return -EIO;
  683. flashaddr += 8;
  684. }
  685. } else {
  686. u64 data;
  687. u32 hi, lo;
  688. size = (QLCNIC_IMAGE_START - QLCNIC_BOOTLD_START) / 8;
  689. flashaddr = QLCNIC_BOOTLD_START;
  690. for (i = 0; i < size; i++) {
  691. if (qlcnic_rom_fast_read(adapter,
  692. flashaddr, (int *)&lo) != 0)
  693. return -EIO;
  694. if (qlcnic_rom_fast_read(adapter,
  695. flashaddr + 4, (int *)&hi) != 0)
  696. return -EIO;
  697. data = (((u64)hi << 32) | lo);
  698. if (qlcnic_pci_mem_write_2M(adapter,
  699. flashaddr, data))
  700. return -EIO;
  701. flashaddr += 8;
  702. }
  703. }
  704. msleep(1);
  705. QLCWR32(adapter, QLCNIC_CRB_PEG_NET_0 + 0x18, 0x1020);
  706. QLCWR32(adapter, QLCNIC_ROMUSB_GLB_SW_RESET, 0x80001e);
  707. return 0;
  708. }
  709. static int
  710. qlcnic_validate_firmware(struct qlcnic_adapter *adapter)
  711. {
  712. __le32 val;
  713. u32 ver, min_ver, bios, min_size;
  714. struct pci_dev *pdev = adapter->pdev;
  715. const struct firmware *fw = adapter->fw;
  716. u8 fw_type = adapter->fw_type;
  717. if (fw_type == QLCNIC_UNIFIED_ROMIMAGE) {
  718. if (qlcnic_set_product_offs(adapter))
  719. return -EINVAL;
  720. min_size = QLCNIC_UNI_FW_MIN_SIZE;
  721. } else {
  722. val = cpu_to_le32(*(u32 *)&fw->data[QLCNIC_FW_MAGIC_OFFSET]);
  723. if ((__force u32)val != QLCNIC_BDINFO_MAGIC)
  724. return -EINVAL;
  725. min_size = QLCNIC_FW_MIN_SIZE;
  726. }
  727. if (fw->size < min_size)
  728. return -EINVAL;
  729. val = qlcnic_get_fw_version(adapter);
  730. min_ver = QLCNIC_VERSION_CODE(4, 0, 216);
  731. ver = QLCNIC_DECODE_VERSION(val);
  732. if ((_major(ver) > _QLCNIC_LINUX_MAJOR) || (ver < min_ver)) {
  733. dev_err(&pdev->dev,
  734. "%s: firmware version %d.%d.%d unsupported\n",
  735. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  736. return -EINVAL;
  737. }
  738. val = qlcnic_get_bios_version(adapter);
  739. qlcnic_rom_fast_read(adapter, QLCNIC_BIOS_VERSION_OFFSET, (int *)&bios);
  740. if ((__force u32)val != bios) {
  741. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  742. fw_name[fw_type]);
  743. return -EINVAL;
  744. }
  745. /* check if flashed firmware is newer */
  746. if (qlcnic_rom_fast_read(adapter,
  747. QLCNIC_FW_VERSION_OFFSET, (int *)&val))
  748. return -EIO;
  749. val = QLCNIC_DECODE_VERSION(val);
  750. if (val > ver) {
  751. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  752. fw_name[fw_type]);
  753. return -EINVAL;
  754. }
  755. QLCWR32(adapter, QLCNIC_CAM_RAM(0x1fc), QLCNIC_BDINFO_MAGIC);
  756. return 0;
  757. }
  758. static void
  759. qlcnic_get_next_fwtype(struct qlcnic_adapter *adapter)
  760. {
  761. u8 fw_type;
  762. switch (adapter->fw_type) {
  763. case QLCNIC_UNKNOWN_ROMIMAGE:
  764. fw_type = QLCNIC_UNIFIED_ROMIMAGE;
  765. break;
  766. case QLCNIC_UNIFIED_ROMIMAGE:
  767. default:
  768. fw_type = QLCNIC_FLASH_ROMIMAGE;
  769. break;
  770. }
  771. adapter->fw_type = fw_type;
  772. }
  773. void qlcnic_request_firmware(struct qlcnic_adapter *adapter)
  774. {
  775. struct pci_dev *pdev = adapter->pdev;
  776. int rc;
  777. adapter->fw_type = QLCNIC_UNKNOWN_ROMIMAGE;
  778. next:
  779. qlcnic_get_next_fwtype(adapter);
  780. if (adapter->fw_type == QLCNIC_FLASH_ROMIMAGE) {
  781. adapter->fw = NULL;
  782. } else {
  783. rc = request_firmware(&adapter->fw,
  784. fw_name[adapter->fw_type], &pdev->dev);
  785. if (rc != 0)
  786. goto next;
  787. rc = qlcnic_validate_firmware(adapter);
  788. if (rc != 0) {
  789. release_firmware(adapter->fw);
  790. msleep(1);
  791. goto next;
  792. }
  793. }
  794. }
  795. void
  796. qlcnic_release_firmware(struct qlcnic_adapter *adapter)
  797. {
  798. if (adapter->fw)
  799. release_firmware(adapter->fw);
  800. adapter->fw = NULL;
  801. }
  802. int qlcnic_phantom_init(struct qlcnic_adapter *adapter)
  803. {
  804. u32 val;
  805. int retries = 60;
  806. do {
  807. val = QLCRD32(adapter, CRB_CMDPEG_STATE);
  808. switch (val) {
  809. case PHAN_INITIALIZE_COMPLETE:
  810. case PHAN_INITIALIZE_ACK:
  811. return 0;
  812. case PHAN_INITIALIZE_FAILED:
  813. goto out_err;
  814. default:
  815. break;
  816. }
  817. msleep(500);
  818. } while (--retries);
  819. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  820. out_err:
  821. dev_err(&adapter->pdev->dev, "firmware init failed\n");
  822. return -EIO;
  823. }
  824. static int
  825. qlcnic_receive_peg_ready(struct qlcnic_adapter *adapter)
  826. {
  827. u32 val;
  828. int retries = 2000;
  829. do {
  830. val = QLCRD32(adapter, CRB_RCVPEG_STATE);
  831. if (val == PHAN_PEG_RCV_INITIALIZED)
  832. return 0;
  833. msleep(10);
  834. } while (--retries);
  835. if (!retries) {
  836. dev_err(&adapter->pdev->dev, "Receive Peg initialization not "
  837. "complete, state: 0x%x.\n", val);
  838. return -EIO;
  839. }
  840. return 0;
  841. }
  842. int qlcnic_init_firmware(struct qlcnic_adapter *adapter)
  843. {
  844. int err;
  845. err = qlcnic_receive_peg_ready(adapter);
  846. if (err)
  847. return err;
  848. QLCWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  849. QLCWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  850. QLCWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  851. QLCWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  852. return err;
  853. }
  854. static void
  855. qlcnic_handle_linkevent(struct qlcnic_adapter *adapter,
  856. struct qlcnic_fw_msg *msg)
  857. {
  858. u32 cable_OUI;
  859. u16 cable_len;
  860. u16 link_speed;
  861. u8 link_status, module, duplex, autoneg;
  862. struct net_device *netdev = adapter->netdev;
  863. adapter->has_link_events = 1;
  864. cable_OUI = msg->body[1] & 0xffffffff;
  865. cable_len = (msg->body[1] >> 32) & 0xffff;
  866. link_speed = (msg->body[1] >> 48) & 0xffff;
  867. link_status = msg->body[2] & 0xff;
  868. duplex = (msg->body[2] >> 16) & 0xff;
  869. autoneg = (msg->body[2] >> 24) & 0xff;
  870. module = (msg->body[2] >> 8) & 0xff;
  871. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE)
  872. dev_info(&netdev->dev, "unsupported cable: OUI 0x%x, "
  873. "length %d\n", cable_OUI, cable_len);
  874. else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN)
  875. dev_info(&netdev->dev, "unsupported cable length %d\n",
  876. cable_len);
  877. qlcnic_advert_link_change(adapter, link_status);
  878. if (duplex == LINKEVENT_FULL_DUPLEX)
  879. adapter->link_duplex = DUPLEX_FULL;
  880. else
  881. adapter->link_duplex = DUPLEX_HALF;
  882. adapter->module_type = module;
  883. adapter->link_autoneg = autoneg;
  884. adapter->link_speed = link_speed;
  885. }
  886. static void
  887. qlcnic_handle_fw_message(int desc_cnt, int index,
  888. struct qlcnic_host_sds_ring *sds_ring)
  889. {
  890. struct qlcnic_fw_msg msg;
  891. struct status_desc *desc;
  892. int i = 0, opcode;
  893. while (desc_cnt > 0 && i < 8) {
  894. desc = &sds_ring->desc_head[index];
  895. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  896. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  897. index = get_next_index(index, sds_ring->num_desc);
  898. desc_cnt--;
  899. }
  900. opcode = qlcnic_get_nic_msg_opcode(msg.body[0]);
  901. switch (opcode) {
  902. case QLCNIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  903. qlcnic_handle_linkevent(sds_ring->adapter, &msg);
  904. break;
  905. default:
  906. break;
  907. }
  908. }
  909. static int
  910. qlcnic_alloc_rx_skb(struct qlcnic_adapter *adapter,
  911. struct qlcnic_host_rds_ring *rds_ring,
  912. struct qlcnic_rx_buffer *buffer)
  913. {
  914. struct sk_buff *skb;
  915. dma_addr_t dma;
  916. struct pci_dev *pdev = adapter->pdev;
  917. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  918. if (!buffer->skb)
  919. return -ENOMEM;
  920. skb = buffer->skb;
  921. if (!adapter->ahw.cut_through)
  922. skb_reserve(skb, 2);
  923. dma = pci_map_single(pdev, skb->data,
  924. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  925. if (pci_dma_mapping_error(pdev, dma)) {
  926. dev_kfree_skb_any(skb);
  927. buffer->skb = NULL;
  928. return -ENOMEM;
  929. }
  930. buffer->skb = skb;
  931. buffer->dma = dma;
  932. buffer->state = QLCNIC_BUFFER_BUSY;
  933. return 0;
  934. }
  935. static struct sk_buff *qlcnic_process_rxbuf(struct qlcnic_adapter *adapter,
  936. struct qlcnic_host_rds_ring *rds_ring, u16 index, u16 cksum)
  937. {
  938. struct qlcnic_rx_buffer *buffer;
  939. struct sk_buff *skb;
  940. buffer = &rds_ring->rx_buf_arr[index];
  941. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  942. PCI_DMA_FROMDEVICE);
  943. skb = buffer->skb;
  944. if (!skb)
  945. goto no_skb;
  946. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  947. adapter->stats.csummed++;
  948. skb->ip_summed = CHECKSUM_UNNECESSARY;
  949. } else {
  950. skb->ip_summed = CHECKSUM_NONE;
  951. }
  952. skb->dev = adapter->netdev;
  953. buffer->skb = NULL;
  954. no_skb:
  955. buffer->state = QLCNIC_BUFFER_FREE;
  956. return skb;
  957. }
  958. static struct qlcnic_rx_buffer *
  959. qlcnic_process_rcv(struct qlcnic_adapter *adapter,
  960. struct qlcnic_host_sds_ring *sds_ring,
  961. int ring, u64 sts_data0)
  962. {
  963. struct net_device *netdev = adapter->netdev;
  964. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  965. struct qlcnic_rx_buffer *buffer;
  966. struct sk_buff *skb;
  967. struct qlcnic_host_rds_ring *rds_ring;
  968. int index, length, cksum, pkt_offset;
  969. if (unlikely(ring >= adapter->max_rds_rings))
  970. return NULL;
  971. rds_ring = &recv_ctx->rds_rings[ring];
  972. index = qlcnic_get_sts_refhandle(sts_data0);
  973. if (unlikely(index >= rds_ring->num_desc))
  974. return NULL;
  975. buffer = &rds_ring->rx_buf_arr[index];
  976. length = qlcnic_get_sts_totallength(sts_data0);
  977. cksum = qlcnic_get_sts_status(sts_data0);
  978. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  979. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  980. if (!skb)
  981. return buffer;
  982. if (length > rds_ring->skb_size)
  983. skb_put(skb, rds_ring->skb_size);
  984. else
  985. skb_put(skb, length);
  986. if (pkt_offset)
  987. skb_pull(skb, pkt_offset);
  988. skb->truesize = skb->len + sizeof(struct sk_buff);
  989. skb->protocol = eth_type_trans(skb, netdev);
  990. napi_gro_receive(&sds_ring->napi, skb);
  991. adapter->stats.rx_pkts++;
  992. adapter->stats.rxbytes += length;
  993. return buffer;
  994. }
  995. #define QLC_TCP_HDR_SIZE 20
  996. #define QLC_TCP_TS_OPTION_SIZE 12
  997. #define QLC_TCP_TS_HDR_SIZE (QLC_TCP_HDR_SIZE + QLC_TCP_TS_OPTION_SIZE)
  998. static struct qlcnic_rx_buffer *
  999. qlcnic_process_lro(struct qlcnic_adapter *adapter,
  1000. struct qlcnic_host_sds_ring *sds_ring,
  1001. int ring, u64 sts_data0, u64 sts_data1)
  1002. {
  1003. struct net_device *netdev = adapter->netdev;
  1004. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1005. struct qlcnic_rx_buffer *buffer;
  1006. struct sk_buff *skb;
  1007. struct qlcnic_host_rds_ring *rds_ring;
  1008. struct iphdr *iph;
  1009. struct tcphdr *th;
  1010. bool push, timestamp;
  1011. int l2_hdr_offset, l4_hdr_offset;
  1012. int index;
  1013. u16 lro_length, length, data_offset;
  1014. u32 seq_number;
  1015. if (unlikely(ring > adapter->max_rds_rings))
  1016. return NULL;
  1017. rds_ring = &recv_ctx->rds_rings[ring];
  1018. index = qlcnic_get_lro_sts_refhandle(sts_data0);
  1019. if (unlikely(index > rds_ring->num_desc))
  1020. return NULL;
  1021. buffer = &rds_ring->rx_buf_arr[index];
  1022. timestamp = qlcnic_get_lro_sts_timestamp(sts_data0);
  1023. lro_length = qlcnic_get_lro_sts_length(sts_data0);
  1024. l2_hdr_offset = qlcnic_get_lro_sts_l2_hdr_offset(sts_data0);
  1025. l4_hdr_offset = qlcnic_get_lro_sts_l4_hdr_offset(sts_data0);
  1026. push = qlcnic_get_lro_sts_push_flag(sts_data0);
  1027. seq_number = qlcnic_get_lro_sts_seq_number(sts_data1);
  1028. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1029. if (!skb)
  1030. return buffer;
  1031. if (timestamp)
  1032. data_offset = l4_hdr_offset + QLC_TCP_TS_HDR_SIZE;
  1033. else
  1034. data_offset = l4_hdr_offset + QLC_TCP_HDR_SIZE;
  1035. skb_put(skb, lro_length + data_offset);
  1036. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1037. skb_pull(skb, l2_hdr_offset);
  1038. skb->protocol = eth_type_trans(skb, netdev);
  1039. iph = (struct iphdr *)skb->data;
  1040. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1041. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1042. iph->tot_len = htons(length);
  1043. iph->check = 0;
  1044. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1045. th->psh = push;
  1046. th->seq = htonl(seq_number);
  1047. length = skb->len;
  1048. netif_receive_skb(skb);
  1049. adapter->stats.lro_pkts++;
  1050. adapter->stats.rxbytes += length;
  1051. return buffer;
  1052. }
  1053. int
  1054. qlcnic_process_rcv_ring(struct qlcnic_host_sds_ring *sds_ring, int max)
  1055. {
  1056. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1057. struct list_head *cur;
  1058. struct status_desc *desc;
  1059. struct qlcnic_rx_buffer *rxbuf;
  1060. u64 sts_data0, sts_data1;
  1061. int count = 0;
  1062. int opcode, ring, desc_cnt;
  1063. u32 consumer = sds_ring->consumer;
  1064. while (count < max) {
  1065. desc = &sds_ring->desc_head[consumer];
  1066. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1067. if (!(sts_data0 & STATUS_OWNER_HOST))
  1068. break;
  1069. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1070. opcode = qlcnic_get_sts_opcode(sts_data0);
  1071. switch (opcode) {
  1072. case QLCNIC_RXPKT_DESC:
  1073. case QLCNIC_OLD_RXPKT_DESC:
  1074. case QLCNIC_SYN_OFFLOAD:
  1075. ring = qlcnic_get_sts_type(sts_data0);
  1076. rxbuf = qlcnic_process_rcv(adapter, sds_ring,
  1077. ring, sts_data0);
  1078. break;
  1079. case QLCNIC_LRO_DESC:
  1080. ring = qlcnic_get_lro_sts_type(sts_data0);
  1081. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1082. rxbuf = qlcnic_process_lro(adapter, sds_ring,
  1083. ring, sts_data0, sts_data1);
  1084. break;
  1085. case QLCNIC_RESPONSE_DESC:
  1086. qlcnic_handle_fw_message(desc_cnt, consumer, sds_ring);
  1087. default:
  1088. goto skip;
  1089. }
  1090. WARN_ON(desc_cnt > 1);
  1091. if (rxbuf)
  1092. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1093. skip:
  1094. for (; desc_cnt > 0; desc_cnt--) {
  1095. desc = &sds_ring->desc_head[consumer];
  1096. desc->status_desc_data[0] =
  1097. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1098. consumer = get_next_index(consumer, sds_ring->num_desc);
  1099. }
  1100. count++;
  1101. }
  1102. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1103. struct qlcnic_host_rds_ring *rds_ring =
  1104. &adapter->recv_ctx.rds_rings[ring];
  1105. if (!list_empty(&sds_ring->free_list[ring])) {
  1106. list_for_each(cur, &sds_ring->free_list[ring]) {
  1107. rxbuf = list_entry(cur,
  1108. struct qlcnic_rx_buffer, list);
  1109. qlcnic_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1110. }
  1111. spin_lock(&rds_ring->lock);
  1112. list_splice_tail_init(&sds_ring->free_list[ring],
  1113. &rds_ring->free_list);
  1114. spin_unlock(&rds_ring->lock);
  1115. }
  1116. qlcnic_post_rx_buffers_nodb(adapter, rds_ring);
  1117. }
  1118. if (count) {
  1119. sds_ring->consumer = consumer;
  1120. writel(consumer, sds_ring->crb_sts_consumer);
  1121. }
  1122. return count;
  1123. }
  1124. void
  1125. qlcnic_post_rx_buffers(struct qlcnic_adapter *adapter, u32 ringid,
  1126. struct qlcnic_host_rds_ring *rds_ring)
  1127. {
  1128. struct rcv_desc *pdesc;
  1129. struct qlcnic_rx_buffer *buffer;
  1130. int producer, count = 0;
  1131. struct list_head *head;
  1132. producer = rds_ring->producer;
  1133. spin_lock(&rds_ring->lock);
  1134. head = &rds_ring->free_list;
  1135. while (!list_empty(head)) {
  1136. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1137. if (!buffer->skb) {
  1138. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1139. break;
  1140. }
  1141. count++;
  1142. list_del(&buffer->list);
  1143. /* make a rcv descriptor */
  1144. pdesc = &rds_ring->desc_head[producer];
  1145. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1146. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1147. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1148. producer = get_next_index(producer, rds_ring->num_desc);
  1149. }
  1150. spin_unlock(&rds_ring->lock);
  1151. if (count) {
  1152. rds_ring->producer = producer;
  1153. writel((producer-1) & (rds_ring->num_desc-1),
  1154. rds_ring->crb_rcv_producer);
  1155. }
  1156. }
  1157. static void
  1158. qlcnic_post_rx_buffers_nodb(struct qlcnic_adapter *adapter,
  1159. struct qlcnic_host_rds_ring *rds_ring)
  1160. {
  1161. struct rcv_desc *pdesc;
  1162. struct qlcnic_rx_buffer *buffer;
  1163. int producer, count = 0;
  1164. struct list_head *head;
  1165. producer = rds_ring->producer;
  1166. if (!spin_trylock(&rds_ring->lock))
  1167. return;
  1168. head = &rds_ring->free_list;
  1169. while (!list_empty(head)) {
  1170. buffer = list_entry(head->next, struct qlcnic_rx_buffer, list);
  1171. if (!buffer->skb) {
  1172. if (qlcnic_alloc_rx_skb(adapter, rds_ring, buffer))
  1173. break;
  1174. }
  1175. count++;
  1176. list_del(&buffer->list);
  1177. /* make a rcv descriptor */
  1178. pdesc = &rds_ring->desc_head[producer];
  1179. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1180. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1181. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1182. producer = get_next_index(producer, rds_ring->num_desc);
  1183. }
  1184. if (count) {
  1185. rds_ring->producer = producer;
  1186. writel((producer - 1) & (rds_ring->num_desc - 1),
  1187. rds_ring->crb_rcv_producer);
  1188. }
  1189. spin_unlock(&rds_ring->lock);
  1190. }
  1191. static struct qlcnic_rx_buffer *
  1192. qlcnic_process_rcv_diag(struct qlcnic_adapter *adapter,
  1193. struct qlcnic_host_sds_ring *sds_ring,
  1194. int ring, u64 sts_data0)
  1195. {
  1196. struct qlcnic_recv_context *recv_ctx = &adapter->recv_ctx;
  1197. struct qlcnic_rx_buffer *buffer;
  1198. struct sk_buff *skb;
  1199. struct qlcnic_host_rds_ring *rds_ring;
  1200. int index, length, cksum, pkt_offset;
  1201. if (unlikely(ring >= adapter->max_rds_rings))
  1202. return NULL;
  1203. rds_ring = &recv_ctx->rds_rings[ring];
  1204. index = qlcnic_get_sts_refhandle(sts_data0);
  1205. if (unlikely(index >= rds_ring->num_desc))
  1206. return NULL;
  1207. buffer = &rds_ring->rx_buf_arr[index];
  1208. length = qlcnic_get_sts_totallength(sts_data0);
  1209. cksum = qlcnic_get_sts_status(sts_data0);
  1210. pkt_offset = qlcnic_get_sts_pkt_offset(sts_data0);
  1211. skb = qlcnic_process_rxbuf(adapter, rds_ring, index, cksum);
  1212. if (!skb)
  1213. return buffer;
  1214. skb_put(skb, rds_ring->skb_size);
  1215. if (pkt_offset)
  1216. skb_pull(skb, pkt_offset);
  1217. skb->truesize = skb->len + sizeof(struct sk_buff);
  1218. if (!qlcnic_check_loopback_buff(skb->data))
  1219. adapter->diag_cnt++;
  1220. dev_kfree_skb_any(skb);
  1221. return buffer;
  1222. }
  1223. void
  1224. qlcnic_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring)
  1225. {
  1226. struct qlcnic_adapter *adapter = sds_ring->adapter;
  1227. struct status_desc *desc;
  1228. struct qlcnic_rx_buffer *rxbuf;
  1229. u64 sts_data0;
  1230. int opcode, ring, desc_cnt;
  1231. u32 consumer = sds_ring->consumer;
  1232. desc = &sds_ring->desc_head[consumer];
  1233. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1234. if (!(sts_data0 & STATUS_OWNER_HOST))
  1235. return;
  1236. desc_cnt = qlcnic_get_sts_desc_cnt(sts_data0);
  1237. opcode = qlcnic_get_sts_opcode(sts_data0);
  1238. ring = qlcnic_get_sts_type(sts_data0);
  1239. rxbuf = qlcnic_process_rcv_diag(adapter, sds_ring,
  1240. ring, sts_data0);
  1241. desc->status_desc_data[0] = cpu_to_le64(STATUS_OWNER_PHANTOM);
  1242. consumer = get_next_index(consumer, sds_ring->num_desc);
  1243. sds_ring->consumer = consumer;
  1244. writel(consumer, sds_ring->crb_sts_consumer);
  1245. }