iwl-core.c 89 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162
  1. /******************************************************************************
  2. *
  3. * GPL LICENSE SUMMARY
  4. *
  5. * Copyright(c) 2008 - 2010 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of version 2 of the GNU General Public License as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  19. * USA
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *****************************************************************************/
  28. #include <linux/kernel.h>
  29. #include <linux/module.h>
  30. #include <linux/etherdevice.h>
  31. #include <linux/sched.h>
  32. #include <net/mac80211.h>
  33. #include "iwl-eeprom.h"
  34. #include "iwl-dev.h" /* FIXME: remove */
  35. #include "iwl-debug.h"
  36. #include "iwl-core.h"
  37. #include "iwl-io.h"
  38. #include "iwl-power.h"
  39. #include "iwl-sta.h"
  40. #include "iwl-helpers.h"
  41. MODULE_DESCRIPTION("iwl core");
  42. MODULE_VERSION(IWLWIFI_VERSION);
  43. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  44. MODULE_LICENSE("GPL");
  45. /*
  46. * set bt_coex_active to true, uCode will do kill/defer
  47. * every time the priority line is asserted (BT is sending signals on the
  48. * priority line in the PCIx).
  49. * set bt_coex_active to false, uCode will ignore the BT activity and
  50. * perform the normal operation
  51. *
  52. * User might experience transmit issue on some platform due to WiFi/BT
  53. * co-exist problem. The possible behaviors are:
  54. * Able to scan and finding all the available AP
  55. * Not able to associate with any AP
  56. * On those platforms, WiFi communication can be restored by set
  57. * "bt_coex_active" module parameter to "false"
  58. *
  59. * default: bt_coex_active = true (BT_COEX_ENABLE)
  60. */
  61. static bool bt_coex_active = true;
  62. module_param(bt_coex_active, bool, S_IRUGO);
  63. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bluetooth co-exist\n");
  64. static struct iwl_wimax_coex_event_entry cu_priorities[COEX_NUM_OF_EVENTS] = {
  65. {COEX_CU_UNASSOC_IDLE_RP, COEX_CU_UNASSOC_IDLE_WP,
  66. 0, COEX_UNASSOC_IDLE_FLAGS},
  67. {COEX_CU_UNASSOC_MANUAL_SCAN_RP, COEX_CU_UNASSOC_MANUAL_SCAN_WP,
  68. 0, COEX_UNASSOC_MANUAL_SCAN_FLAGS},
  69. {COEX_CU_UNASSOC_AUTO_SCAN_RP, COEX_CU_UNASSOC_AUTO_SCAN_WP,
  70. 0, COEX_UNASSOC_AUTO_SCAN_FLAGS},
  71. {COEX_CU_CALIBRATION_RP, COEX_CU_CALIBRATION_WP,
  72. 0, COEX_CALIBRATION_FLAGS},
  73. {COEX_CU_PERIODIC_CALIBRATION_RP, COEX_CU_PERIODIC_CALIBRATION_WP,
  74. 0, COEX_PERIODIC_CALIBRATION_FLAGS},
  75. {COEX_CU_CONNECTION_ESTAB_RP, COEX_CU_CONNECTION_ESTAB_WP,
  76. 0, COEX_CONNECTION_ESTAB_FLAGS},
  77. {COEX_CU_ASSOCIATED_IDLE_RP, COEX_CU_ASSOCIATED_IDLE_WP,
  78. 0, COEX_ASSOCIATED_IDLE_FLAGS},
  79. {COEX_CU_ASSOC_MANUAL_SCAN_RP, COEX_CU_ASSOC_MANUAL_SCAN_WP,
  80. 0, COEX_ASSOC_MANUAL_SCAN_FLAGS},
  81. {COEX_CU_ASSOC_AUTO_SCAN_RP, COEX_CU_ASSOC_AUTO_SCAN_WP,
  82. 0, COEX_ASSOC_AUTO_SCAN_FLAGS},
  83. {COEX_CU_ASSOC_ACTIVE_LEVEL_RP, COEX_CU_ASSOC_ACTIVE_LEVEL_WP,
  84. 0, COEX_ASSOC_ACTIVE_LEVEL_FLAGS},
  85. {COEX_CU_RF_ON_RP, COEX_CU_RF_ON_WP, 0, COEX_CU_RF_ON_FLAGS},
  86. {COEX_CU_RF_OFF_RP, COEX_CU_RF_OFF_WP, 0, COEX_RF_OFF_FLAGS},
  87. {COEX_CU_STAND_ALONE_DEBUG_RP, COEX_CU_STAND_ALONE_DEBUG_WP,
  88. 0, COEX_STAND_ALONE_DEBUG_FLAGS},
  89. {COEX_CU_IPAN_ASSOC_LEVEL_RP, COEX_CU_IPAN_ASSOC_LEVEL_WP,
  90. 0, COEX_IPAN_ASSOC_LEVEL_FLAGS},
  91. {COEX_CU_RSRVD1_RP, COEX_CU_RSRVD1_WP, 0, COEX_RSRVD1_FLAGS},
  92. {COEX_CU_RSRVD2_RP, COEX_CU_RSRVD2_WP, 0, COEX_RSRVD2_FLAGS}
  93. };
  94. #define IWL_DECLARE_RATE_INFO(r, s, ip, in, rp, rn, pp, np) \
  95. [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
  96. IWL_RATE_SISO_##s##M_PLCP, \
  97. IWL_RATE_MIMO2_##s##M_PLCP,\
  98. IWL_RATE_MIMO3_##s##M_PLCP,\
  99. IWL_RATE_##r##M_IEEE, \
  100. IWL_RATE_##ip##M_INDEX, \
  101. IWL_RATE_##in##M_INDEX, \
  102. IWL_RATE_##rp##M_INDEX, \
  103. IWL_RATE_##rn##M_INDEX, \
  104. IWL_RATE_##pp##M_INDEX, \
  105. IWL_RATE_##np##M_INDEX }
  106. u32 iwl_debug_level;
  107. EXPORT_SYMBOL(iwl_debug_level);
  108. /*
  109. * Parameter order:
  110. * rate, ht rate, prev rate, next rate, prev tgg rate, next tgg rate
  111. *
  112. * If there isn't a valid next or previous rate then INV is used which
  113. * maps to IWL_RATE_INVALID
  114. *
  115. */
  116. const struct iwl_rate_info iwl_rates[IWL_RATE_COUNT] = {
  117. IWL_DECLARE_RATE_INFO(1, INV, INV, 2, INV, 2, INV, 2), /* 1mbps */
  118. IWL_DECLARE_RATE_INFO(2, INV, 1, 5, 1, 5, 1, 5), /* 2mbps */
  119. IWL_DECLARE_RATE_INFO(5, INV, 2, 6, 2, 11, 2, 11), /*5.5mbps */
  120. IWL_DECLARE_RATE_INFO(11, INV, 9, 12, 9, 12, 5, 18), /* 11mbps */
  121. IWL_DECLARE_RATE_INFO(6, 6, 5, 9, 5, 11, 5, 11), /* 6mbps */
  122. IWL_DECLARE_RATE_INFO(9, 6, 6, 11, 6, 11, 5, 11), /* 9mbps */
  123. IWL_DECLARE_RATE_INFO(12, 12, 11, 18, 11, 18, 11, 18), /* 12mbps */
  124. IWL_DECLARE_RATE_INFO(18, 18, 12, 24, 12, 24, 11, 24), /* 18mbps */
  125. IWL_DECLARE_RATE_INFO(24, 24, 18, 36, 18, 36, 18, 36), /* 24mbps */
  126. IWL_DECLARE_RATE_INFO(36, 36, 24, 48, 24, 48, 24, 48), /* 36mbps */
  127. IWL_DECLARE_RATE_INFO(48, 48, 36, 54, 36, 54, 36, 54), /* 48mbps */
  128. IWL_DECLARE_RATE_INFO(54, 54, 48, INV, 48, INV, 48, INV),/* 54mbps */
  129. IWL_DECLARE_RATE_INFO(60, 60, 48, INV, 48, INV, 48, INV),/* 60mbps */
  130. /* FIXME:RS: ^^ should be INV (legacy) */
  131. };
  132. EXPORT_SYMBOL(iwl_rates);
  133. /**
  134. * translate ucode response to mac80211 tx status control values
  135. */
  136. void iwl_hwrate_to_tx_control(struct iwl_priv *priv, u32 rate_n_flags,
  137. struct ieee80211_tx_info *info)
  138. {
  139. struct ieee80211_tx_rate *r = &info->control.rates[0];
  140. info->antenna_sel_tx =
  141. ((rate_n_flags & RATE_MCS_ANT_ABC_MSK) >> RATE_MCS_ANT_POS);
  142. if (rate_n_flags & RATE_MCS_HT_MSK)
  143. r->flags |= IEEE80211_TX_RC_MCS;
  144. if (rate_n_flags & RATE_MCS_GF_MSK)
  145. r->flags |= IEEE80211_TX_RC_GREEN_FIELD;
  146. if (rate_n_flags & RATE_MCS_HT40_MSK)
  147. r->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH;
  148. if (rate_n_flags & RATE_MCS_DUP_MSK)
  149. r->flags |= IEEE80211_TX_RC_DUP_DATA;
  150. if (rate_n_flags & RATE_MCS_SGI_MSK)
  151. r->flags |= IEEE80211_TX_RC_SHORT_GI;
  152. r->idx = iwl_hwrate_to_mac80211_idx(rate_n_flags, info->band);
  153. }
  154. EXPORT_SYMBOL(iwl_hwrate_to_tx_control);
  155. int iwl_hwrate_to_plcp_idx(u32 rate_n_flags)
  156. {
  157. int idx = 0;
  158. /* HT rate format */
  159. if (rate_n_flags & RATE_MCS_HT_MSK) {
  160. idx = (rate_n_flags & 0xff);
  161. if (idx >= IWL_RATE_MIMO3_6M_PLCP)
  162. idx = idx - IWL_RATE_MIMO3_6M_PLCP;
  163. else if (idx >= IWL_RATE_MIMO2_6M_PLCP)
  164. idx = idx - IWL_RATE_MIMO2_6M_PLCP;
  165. idx += IWL_FIRST_OFDM_RATE;
  166. /* skip 9M not supported in ht*/
  167. if (idx >= IWL_RATE_9M_INDEX)
  168. idx += 1;
  169. if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
  170. return idx;
  171. /* legacy rate format, search for match in table */
  172. } else {
  173. for (idx = 0; idx < ARRAY_SIZE(iwl_rates); idx++)
  174. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  175. return idx;
  176. }
  177. return -1;
  178. }
  179. EXPORT_SYMBOL(iwl_hwrate_to_plcp_idx);
  180. int iwl_hwrate_to_mac80211_idx(u32 rate_n_flags, enum ieee80211_band band)
  181. {
  182. int idx = 0;
  183. int band_offset = 0;
  184. /* HT rate format: mac80211 wants an MCS number, which is just LSB */
  185. if (rate_n_flags & RATE_MCS_HT_MSK) {
  186. idx = (rate_n_flags & 0xff);
  187. return idx;
  188. /* Legacy rate format, search for match in table */
  189. } else {
  190. if (band == IEEE80211_BAND_5GHZ)
  191. band_offset = IWL_FIRST_OFDM_RATE;
  192. for (idx = band_offset; idx < IWL_RATE_COUNT_LEGACY; idx++)
  193. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  194. return idx - band_offset;
  195. }
  196. return -1;
  197. }
  198. u8 iwl_toggle_tx_ant(struct iwl_priv *priv, u8 ant)
  199. {
  200. int i;
  201. u8 ind = ant;
  202. for (i = 0; i < RATE_ANT_NUM - 1; i++) {
  203. ind = (ind + 1) < RATE_ANT_NUM ? ind + 1 : 0;
  204. if (priv->hw_params.valid_tx_ant & BIT(ind))
  205. return ind;
  206. }
  207. return ant;
  208. }
  209. EXPORT_SYMBOL(iwl_toggle_tx_ant);
  210. const u8 iwl_bcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  211. EXPORT_SYMBOL(iwl_bcast_addr);
  212. /* This function both allocates and initializes hw and priv. */
  213. struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg,
  214. struct ieee80211_ops *hw_ops)
  215. {
  216. struct iwl_priv *priv;
  217. /* mac80211 allocates memory for this device instance, including
  218. * space for this driver's private structure */
  219. struct ieee80211_hw *hw =
  220. ieee80211_alloc_hw(sizeof(struct iwl_priv), hw_ops);
  221. if (hw == NULL) {
  222. printk(KERN_ERR "%s: Can not allocate network device\n",
  223. cfg->name);
  224. goto out;
  225. }
  226. priv = hw->priv;
  227. priv->hw = hw;
  228. out:
  229. return hw;
  230. }
  231. EXPORT_SYMBOL(iwl_alloc_all);
  232. void iwl_hw_detect(struct iwl_priv *priv)
  233. {
  234. priv->hw_rev = _iwl_read32(priv, CSR_HW_REV);
  235. priv->hw_wa_rev = _iwl_read32(priv, CSR_HW_REV_WA_REG);
  236. pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &priv->rev_id);
  237. }
  238. EXPORT_SYMBOL(iwl_hw_detect);
  239. int iwl_hw_nic_init(struct iwl_priv *priv)
  240. {
  241. unsigned long flags;
  242. struct iwl_rx_queue *rxq = &priv->rxq;
  243. int ret;
  244. /* nic_init */
  245. spin_lock_irqsave(&priv->lock, flags);
  246. priv->cfg->ops->lib->apm_ops.init(priv);
  247. /* Set interrupt coalescing calibration timer to default (512 usecs) */
  248. iwl_write8(priv, CSR_INT_COALESCING, IWL_HOST_INT_CALIB_TIMEOUT_DEF);
  249. spin_unlock_irqrestore(&priv->lock, flags);
  250. ret = priv->cfg->ops->lib->apm_ops.set_pwr_src(priv, IWL_PWR_SRC_VMAIN);
  251. priv->cfg->ops->lib->apm_ops.config(priv);
  252. /* Allocate the RX queue, or reset if it is already allocated */
  253. if (!rxq->bd) {
  254. ret = iwl_rx_queue_alloc(priv);
  255. if (ret) {
  256. IWL_ERR(priv, "Unable to initialize Rx queue\n");
  257. return -ENOMEM;
  258. }
  259. } else
  260. iwl_rx_queue_reset(priv, rxq);
  261. iwl_rx_replenish(priv);
  262. iwl_rx_init(priv, rxq);
  263. spin_lock_irqsave(&priv->lock, flags);
  264. rxq->need_update = 1;
  265. iwl_rx_queue_update_write_ptr(priv, rxq);
  266. spin_unlock_irqrestore(&priv->lock, flags);
  267. /* Allocate and init all Tx and Command queues */
  268. ret = iwl_txq_ctx_reset(priv);
  269. if (ret)
  270. return ret;
  271. set_bit(STATUS_INIT, &priv->status);
  272. return 0;
  273. }
  274. EXPORT_SYMBOL(iwl_hw_nic_init);
  275. /*
  276. * QoS support
  277. */
  278. void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  279. {
  280. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  281. return;
  282. priv->qos_data.def_qos_parm.qos_flags = 0;
  283. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  284. !priv->qos_data.qos_cap.q_AP.txop_request)
  285. priv->qos_data.def_qos_parm.qos_flags |=
  286. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  287. if (priv->qos_data.qos_active)
  288. priv->qos_data.def_qos_parm.qos_flags |=
  289. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  290. if (priv->current_ht_config.is_ht)
  291. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  292. if (force || iwl_is_associated(priv)) {
  293. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  294. priv->qos_data.qos_active,
  295. priv->qos_data.def_qos_parm.qos_flags);
  296. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  297. sizeof(struct iwl_qosparam_cmd),
  298. &priv->qos_data.def_qos_parm, NULL);
  299. }
  300. }
  301. EXPORT_SYMBOL(iwl_activate_qos);
  302. /*
  303. * AC CWmin CW max AIFSN TXOP Limit TXOP Limit
  304. * (802.11b) (802.11a/g)
  305. * AC_BK 15 1023 7 0 0
  306. * AC_BE 15 1023 3 0 0
  307. * AC_VI 7 15 2 6.016ms 3.008ms
  308. * AC_VO 3 7 2 3.264ms 1.504ms
  309. */
  310. void iwl_reset_qos(struct iwl_priv *priv)
  311. {
  312. u16 cw_min = 15;
  313. u16 cw_max = 1023;
  314. u8 aifs = 2;
  315. bool is_legacy = false;
  316. unsigned long flags;
  317. int i;
  318. spin_lock_irqsave(&priv->lock, flags);
  319. /* QoS always active in AP and ADHOC mode
  320. * In STA mode wait for association
  321. */
  322. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  323. priv->iw_mode == NL80211_IFTYPE_AP)
  324. priv->qos_data.qos_active = 1;
  325. else
  326. priv->qos_data.qos_active = 0;
  327. /* check for legacy mode */
  328. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  329. (priv->active_rate & IWL_OFDM_RATES_MASK) == 0) ||
  330. (priv->iw_mode == NL80211_IFTYPE_STATION &&
  331. (priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK) == 0)) {
  332. cw_min = 31;
  333. is_legacy = 1;
  334. }
  335. if (priv->qos_data.qos_active)
  336. aifs = 3;
  337. /* AC_BE */
  338. priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
  339. priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
  340. priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
  341. priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
  342. priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
  343. if (priv->qos_data.qos_active) {
  344. /* AC_BK */
  345. i = 1;
  346. priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
  347. priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
  348. priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
  349. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  350. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  351. /* AC_VI */
  352. i = 2;
  353. priv->qos_data.def_qos_parm.ac[i].cw_min =
  354. cpu_to_le16((cw_min + 1) / 2 - 1);
  355. priv->qos_data.def_qos_parm.ac[i].cw_max =
  356. cpu_to_le16(cw_min);
  357. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  358. if (is_legacy)
  359. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  360. cpu_to_le16(6016);
  361. else
  362. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  363. cpu_to_le16(3008);
  364. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  365. /* AC_VO */
  366. i = 3;
  367. priv->qos_data.def_qos_parm.ac[i].cw_min =
  368. cpu_to_le16((cw_min + 1) / 4 - 1);
  369. priv->qos_data.def_qos_parm.ac[i].cw_max =
  370. cpu_to_le16((cw_min + 1) / 2 - 1);
  371. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  372. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  373. if (is_legacy)
  374. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  375. cpu_to_le16(3264);
  376. else
  377. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  378. cpu_to_le16(1504);
  379. } else {
  380. for (i = 1; i < 4; i++) {
  381. priv->qos_data.def_qos_parm.ac[i].cw_min =
  382. cpu_to_le16(cw_min);
  383. priv->qos_data.def_qos_parm.ac[i].cw_max =
  384. cpu_to_le16(cw_max);
  385. priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
  386. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  387. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  388. }
  389. }
  390. IWL_DEBUG_QOS(priv, "set QoS to default \n");
  391. spin_unlock_irqrestore(&priv->lock, flags);
  392. }
  393. EXPORT_SYMBOL(iwl_reset_qos);
  394. #define MAX_BIT_RATE_40_MHZ 150 /* Mbps */
  395. #define MAX_BIT_RATE_20_MHZ 72 /* Mbps */
  396. static void iwlcore_init_ht_hw_capab(const struct iwl_priv *priv,
  397. struct ieee80211_sta_ht_cap *ht_info,
  398. enum ieee80211_band band)
  399. {
  400. u16 max_bit_rate = 0;
  401. u8 rx_chains_num = priv->hw_params.rx_chains_num;
  402. u8 tx_chains_num = priv->hw_params.tx_chains_num;
  403. ht_info->cap = 0;
  404. memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
  405. ht_info->ht_supported = true;
  406. if (priv->cfg->ht_greenfield_support)
  407. ht_info->cap |= IEEE80211_HT_CAP_GRN_FLD;
  408. ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
  409. max_bit_rate = MAX_BIT_RATE_20_MHZ;
  410. if (priv->hw_params.ht40_channel & BIT(band)) {
  411. ht_info->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
  412. ht_info->cap |= IEEE80211_HT_CAP_SGI_40;
  413. ht_info->mcs.rx_mask[4] = 0x01;
  414. max_bit_rate = MAX_BIT_RATE_40_MHZ;
  415. }
  416. if (priv->cfg->mod_params->amsdu_size_8K)
  417. ht_info->cap |= IEEE80211_HT_CAP_MAX_AMSDU;
  418. ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
  419. ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
  420. ht_info->mcs.rx_mask[0] = 0xFF;
  421. if (rx_chains_num >= 2)
  422. ht_info->mcs.rx_mask[1] = 0xFF;
  423. if (rx_chains_num >= 3)
  424. ht_info->mcs.rx_mask[2] = 0xFF;
  425. /* Highest supported Rx data rate */
  426. max_bit_rate *= rx_chains_num;
  427. WARN_ON(max_bit_rate & ~IEEE80211_HT_MCS_RX_HIGHEST_MASK);
  428. ht_info->mcs.rx_highest = cpu_to_le16(max_bit_rate);
  429. /* Tx MCS capabilities */
  430. ht_info->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
  431. if (tx_chains_num != rx_chains_num) {
  432. ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
  433. ht_info->mcs.tx_params |= ((tx_chains_num - 1) <<
  434. IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
  435. }
  436. }
  437. /**
  438. * iwlcore_init_geos - Initialize mac80211's geo/channel info based from eeprom
  439. */
  440. int iwlcore_init_geos(struct iwl_priv *priv)
  441. {
  442. struct iwl_channel_info *ch;
  443. struct ieee80211_supported_band *sband;
  444. struct ieee80211_channel *channels;
  445. struct ieee80211_channel *geo_ch;
  446. struct ieee80211_rate *rates;
  447. int i = 0;
  448. if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
  449. priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
  450. IWL_DEBUG_INFO(priv, "Geography modes already initialized.\n");
  451. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  452. return 0;
  453. }
  454. channels = kzalloc(sizeof(struct ieee80211_channel) *
  455. priv->channel_count, GFP_KERNEL);
  456. if (!channels)
  457. return -ENOMEM;
  458. rates = kzalloc((sizeof(struct ieee80211_rate) * IWL_RATE_COUNT_LEGACY),
  459. GFP_KERNEL);
  460. if (!rates) {
  461. kfree(channels);
  462. return -ENOMEM;
  463. }
  464. /* 5.2GHz channels start after the 2.4GHz channels */
  465. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  466. sband->channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  467. /* just OFDM */
  468. sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
  469. sband->n_bitrates = IWL_RATE_COUNT_LEGACY - IWL_FIRST_OFDM_RATE;
  470. if (priv->cfg->sku & IWL_SKU_N)
  471. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  472. IEEE80211_BAND_5GHZ);
  473. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  474. sband->channels = channels;
  475. /* OFDM & CCK */
  476. sband->bitrates = rates;
  477. sband->n_bitrates = IWL_RATE_COUNT_LEGACY;
  478. if (priv->cfg->sku & IWL_SKU_N)
  479. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  480. IEEE80211_BAND_2GHZ);
  481. priv->ieee_channels = channels;
  482. priv->ieee_rates = rates;
  483. for (i = 0; i < priv->channel_count; i++) {
  484. ch = &priv->channel_info[i];
  485. /* FIXME: might be removed if scan is OK */
  486. if (!is_channel_valid(ch))
  487. continue;
  488. if (is_channel_a_band(ch))
  489. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  490. else
  491. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  492. geo_ch = &sband->channels[sband->n_channels++];
  493. geo_ch->center_freq =
  494. ieee80211_channel_to_frequency(ch->channel);
  495. geo_ch->max_power = ch->max_power_avg;
  496. geo_ch->max_antenna_gain = 0xff;
  497. geo_ch->hw_value = ch->channel;
  498. if (is_channel_valid(ch)) {
  499. if (!(ch->flags & EEPROM_CHANNEL_IBSS))
  500. geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
  501. if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
  502. geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
  503. if (ch->flags & EEPROM_CHANNEL_RADAR)
  504. geo_ch->flags |= IEEE80211_CHAN_RADAR;
  505. geo_ch->flags |= ch->ht40_extension_channel;
  506. if (ch->max_power_avg > priv->tx_power_device_lmt)
  507. priv->tx_power_device_lmt = ch->max_power_avg;
  508. } else {
  509. geo_ch->flags |= IEEE80211_CHAN_DISABLED;
  510. }
  511. IWL_DEBUG_INFO(priv, "Channel %d Freq=%d[%sGHz] %s flag=0x%X\n",
  512. ch->channel, geo_ch->center_freq,
  513. is_channel_a_band(ch) ? "5.2" : "2.4",
  514. geo_ch->flags & IEEE80211_CHAN_DISABLED ?
  515. "restricted" : "valid",
  516. geo_ch->flags);
  517. }
  518. if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
  519. priv->cfg->sku & IWL_SKU_A) {
  520. IWL_INFO(priv, "Incorrectly detected BG card as ABG. "
  521. "Please send your PCI ID 0x%04X:0x%04X to maintainer.\n",
  522. priv->pci_dev->device,
  523. priv->pci_dev->subsystem_device);
  524. priv->cfg->sku &= ~IWL_SKU_A;
  525. }
  526. IWL_INFO(priv, "Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  527. priv->bands[IEEE80211_BAND_2GHZ].n_channels,
  528. priv->bands[IEEE80211_BAND_5GHZ].n_channels);
  529. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  530. return 0;
  531. }
  532. EXPORT_SYMBOL(iwlcore_init_geos);
  533. /*
  534. * iwlcore_free_geos - undo allocations in iwlcore_init_geos
  535. */
  536. void iwlcore_free_geos(struct iwl_priv *priv)
  537. {
  538. kfree(priv->ieee_channels);
  539. kfree(priv->ieee_rates);
  540. clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
  541. }
  542. EXPORT_SYMBOL(iwlcore_free_geos);
  543. /*
  544. * iwlcore_rts_tx_cmd_flag: Set rts/cts. 3945 and 4965 only share this
  545. * function.
  546. */
  547. void iwlcore_rts_tx_cmd_flag(struct ieee80211_tx_info *info,
  548. __le32 *tx_flags)
  549. {
  550. if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  551. *tx_flags |= TX_CMD_FLG_RTS_MSK;
  552. *tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  553. } else if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  554. *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  555. *tx_flags |= TX_CMD_FLG_CTS_MSK;
  556. }
  557. }
  558. EXPORT_SYMBOL(iwlcore_rts_tx_cmd_flag);
  559. static bool is_single_rx_stream(struct iwl_priv *priv)
  560. {
  561. return priv->current_ht_config.smps == IEEE80211_SMPS_STATIC ||
  562. priv->current_ht_config.single_chain_sufficient;
  563. }
  564. static u8 iwl_is_channel_extension(struct iwl_priv *priv,
  565. enum ieee80211_band band,
  566. u16 channel, u8 extension_chan_offset)
  567. {
  568. const struct iwl_channel_info *ch_info;
  569. ch_info = iwl_get_channel_info(priv, band, channel);
  570. if (!is_channel_valid(ch_info))
  571. return 0;
  572. if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_ABOVE)
  573. return !(ch_info->ht40_extension_channel &
  574. IEEE80211_CHAN_NO_HT40PLUS);
  575. else if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  576. return !(ch_info->ht40_extension_channel &
  577. IEEE80211_CHAN_NO_HT40MINUS);
  578. return 0;
  579. }
  580. u8 iwl_is_ht40_tx_allowed(struct iwl_priv *priv,
  581. struct ieee80211_sta_ht_cap *sta_ht_inf)
  582. {
  583. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  584. if (!ht_conf->is_ht || !ht_conf->is_40mhz)
  585. return 0;
  586. /* We do not check for IEEE80211_HT_CAP_SUP_WIDTH_20_40
  587. * the bit will not set if it is pure 40MHz case
  588. */
  589. if (sta_ht_inf) {
  590. if (!sta_ht_inf->ht_supported)
  591. return 0;
  592. }
  593. #ifdef CONFIG_IWLWIFI_DEBUG
  594. if (priv->disable_ht40)
  595. return 0;
  596. #endif
  597. return iwl_is_channel_extension(priv, priv->band,
  598. le16_to_cpu(priv->staging_rxon.channel),
  599. ht_conf->extension_chan_offset);
  600. }
  601. EXPORT_SYMBOL(iwl_is_ht40_tx_allowed);
  602. static u16 iwl_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
  603. {
  604. u16 new_val = 0;
  605. u16 beacon_factor = 0;
  606. beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
  607. new_val = beacon_val / beacon_factor;
  608. if (!new_val)
  609. new_val = max_beacon_val;
  610. return new_val;
  611. }
  612. void iwl_setup_rxon_timing(struct iwl_priv *priv)
  613. {
  614. u64 tsf;
  615. s32 interval_tm, rem;
  616. unsigned long flags;
  617. struct ieee80211_conf *conf = NULL;
  618. u16 beacon_int;
  619. conf = ieee80211_get_hw_conf(priv->hw);
  620. spin_lock_irqsave(&priv->lock, flags);
  621. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  622. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  623. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  624. beacon_int = priv->beacon_int;
  625. priv->rxon_timing.atim_window = 0;
  626. } else {
  627. beacon_int = priv->vif->bss_conf.beacon_int;
  628. /* TODO: we need to get atim_window from upper stack
  629. * for now we set to 0 */
  630. priv->rxon_timing.atim_window = 0;
  631. }
  632. beacon_int = iwl_adjust_beacon_interval(beacon_int,
  633. priv->hw_params.max_beacon_itrvl * 1024);
  634. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  635. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  636. interval_tm = beacon_int * 1024;
  637. rem = do_div(tsf, interval_tm);
  638. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  639. spin_unlock_irqrestore(&priv->lock, flags);
  640. IWL_DEBUG_ASSOC(priv,
  641. "beacon interval %d beacon timer %d beacon tim %d\n",
  642. le16_to_cpu(priv->rxon_timing.beacon_interval),
  643. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  644. le16_to_cpu(priv->rxon_timing.atim_window));
  645. }
  646. EXPORT_SYMBOL(iwl_setup_rxon_timing);
  647. void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  648. {
  649. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  650. if (hw_decrypt)
  651. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  652. else
  653. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  654. }
  655. EXPORT_SYMBOL(iwl_set_rxon_hwcrypto);
  656. /**
  657. * iwl_check_rxon_cmd - validate RXON structure is valid
  658. *
  659. * NOTE: This is really only useful during development and can eventually
  660. * be #ifdef'd out once the driver is stable and folks aren't actively
  661. * making changes
  662. */
  663. int iwl_check_rxon_cmd(struct iwl_priv *priv)
  664. {
  665. int error = 0;
  666. int counter = 1;
  667. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  668. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  669. error |= le32_to_cpu(rxon->flags &
  670. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  671. RXON_FLG_RADAR_DETECT_MSK));
  672. if (error)
  673. IWL_WARN(priv, "check 24G fields %d | %d\n",
  674. counter++, error);
  675. } else {
  676. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  677. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  678. if (error)
  679. IWL_WARN(priv, "check 52 fields %d | %d\n",
  680. counter++, error);
  681. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  682. if (error)
  683. IWL_WARN(priv, "check 52 CCK %d | %d\n",
  684. counter++, error);
  685. }
  686. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  687. if (error)
  688. IWL_WARN(priv, "check mac addr %d | %d\n", counter++, error);
  689. /* make sure basic rates 6Mbps and 1Mbps are supported */
  690. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  691. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  692. if (error)
  693. IWL_WARN(priv, "check basic rate %d | %d\n", counter++, error);
  694. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  695. if (error)
  696. IWL_WARN(priv, "check assoc id %d | %d\n", counter++, error);
  697. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  698. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  699. if (error)
  700. IWL_WARN(priv, "check CCK and short slot %d | %d\n",
  701. counter++, error);
  702. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  703. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  704. if (error)
  705. IWL_WARN(priv, "check CCK & auto detect %d | %d\n",
  706. counter++, error);
  707. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  708. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  709. if (error)
  710. IWL_WARN(priv, "check TGG and auto detect %d | %d\n",
  711. counter++, error);
  712. if (error)
  713. IWL_WARN(priv, "Tuning to channel %d\n",
  714. le16_to_cpu(rxon->channel));
  715. if (error) {
  716. IWL_ERR(priv, "Not a valid iwl_rxon_assoc_cmd field values\n");
  717. return -1;
  718. }
  719. return 0;
  720. }
  721. EXPORT_SYMBOL(iwl_check_rxon_cmd);
  722. /**
  723. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  724. * @priv: staging_rxon is compared to active_rxon
  725. *
  726. * If the RXON structure is changing enough to require a new tune,
  727. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  728. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  729. */
  730. int iwl_full_rxon_required(struct iwl_priv *priv)
  731. {
  732. /* These items are only settable from the full RXON command */
  733. if (!(iwl_is_associated(priv)) ||
  734. compare_ether_addr(priv->staging_rxon.bssid_addr,
  735. priv->active_rxon.bssid_addr) ||
  736. compare_ether_addr(priv->staging_rxon.node_addr,
  737. priv->active_rxon.node_addr) ||
  738. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  739. priv->active_rxon.wlap_bssid_addr) ||
  740. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  741. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  742. (priv->staging_rxon.air_propagation !=
  743. priv->active_rxon.air_propagation) ||
  744. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  745. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  746. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  747. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  748. (priv->staging_rxon.ofdm_ht_triple_stream_basic_rates !=
  749. priv->active_rxon.ofdm_ht_triple_stream_basic_rates) ||
  750. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  751. return 1;
  752. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  753. * be updated with the RXON_ASSOC command -- however only some
  754. * flag transitions are allowed using RXON_ASSOC */
  755. /* Check if we are not switching bands */
  756. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  757. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  758. return 1;
  759. /* Check if we are switching association toggle */
  760. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  761. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  762. return 1;
  763. return 0;
  764. }
  765. EXPORT_SYMBOL(iwl_full_rxon_required);
  766. u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  767. {
  768. int i;
  769. int rate_mask;
  770. /* Set rate mask*/
  771. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  772. rate_mask = priv->active_rate_basic & IWL_CCK_RATES_MASK;
  773. else
  774. rate_mask = priv->active_rate_basic & IWL_OFDM_RATES_MASK;
  775. /* Find lowest valid rate */
  776. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  777. i = iwl_rates[i].next_ieee) {
  778. if (rate_mask & (1 << i))
  779. return iwl_rates[i].plcp;
  780. }
  781. /* No valid rate was found. Assign the lowest one */
  782. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  783. return IWL_RATE_1M_PLCP;
  784. else
  785. return IWL_RATE_6M_PLCP;
  786. }
  787. EXPORT_SYMBOL(iwl_rate_get_lowest_plcp);
  788. void iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_config *ht_conf)
  789. {
  790. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  791. if (!ht_conf->is_ht) {
  792. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  793. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK |
  794. RXON_FLG_HT40_PROT_MSK |
  795. RXON_FLG_HT_PROT_MSK);
  796. return;
  797. }
  798. /* FIXME: if the definition of ht_protection changed, the "translation"
  799. * will be needed for rxon->flags
  800. */
  801. rxon->flags |= cpu_to_le32(ht_conf->ht_protection << RXON_FLG_HT_OPERATING_MODE_POS);
  802. /* Set up channel bandwidth:
  803. * 20 MHz only, 20/40 mixed or pure 40 if ht40 ok */
  804. /* clear the HT channel mode before set the mode */
  805. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  806. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  807. if (iwl_is_ht40_tx_allowed(priv, NULL)) {
  808. /* pure ht40 */
  809. if (ht_conf->ht_protection == IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
  810. rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
  811. /* Note: control channel is opposite of extension channel */
  812. switch (ht_conf->extension_chan_offset) {
  813. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  814. rxon->flags &= ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  815. break;
  816. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  817. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  818. break;
  819. }
  820. } else {
  821. /* Note: control channel is opposite of extension channel */
  822. switch (ht_conf->extension_chan_offset) {
  823. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  824. rxon->flags &= ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  825. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  826. break;
  827. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  828. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  829. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  830. break;
  831. case IEEE80211_HT_PARAM_CHA_SEC_NONE:
  832. default:
  833. /* channel location only valid if in Mixed mode */
  834. IWL_ERR(priv, "invalid extension channel offset\n");
  835. break;
  836. }
  837. }
  838. } else {
  839. rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
  840. }
  841. if (priv->cfg->ops->hcmd->set_rxon_chain)
  842. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  843. IWL_DEBUG_ASSOC(priv, "rxon flags 0x%X operation mode :0x%X "
  844. "extension channel offset 0x%x\n",
  845. le32_to_cpu(rxon->flags), ht_conf->ht_protection,
  846. ht_conf->extension_chan_offset);
  847. return;
  848. }
  849. EXPORT_SYMBOL(iwl_set_rxon_ht);
  850. #define IWL_NUM_RX_CHAINS_MULTIPLE 3
  851. #define IWL_NUM_RX_CHAINS_SINGLE 2
  852. #define IWL_NUM_IDLE_CHAINS_DUAL 2
  853. #define IWL_NUM_IDLE_CHAINS_SINGLE 1
  854. /*
  855. * Determine how many receiver/antenna chains to use.
  856. *
  857. * More provides better reception via diversity. Fewer saves power
  858. * at the expense of throughput, but only when not in powersave to
  859. * start with.
  860. *
  861. * MIMO (dual stream) requires at least 2, but works better with 3.
  862. * This does not determine *which* chains to use, just how many.
  863. */
  864. static int iwl_get_active_rx_chain_count(struct iwl_priv *priv)
  865. {
  866. /* # of Rx chains to use when expecting MIMO. */
  867. if (is_single_rx_stream(priv))
  868. return IWL_NUM_RX_CHAINS_SINGLE;
  869. else
  870. return IWL_NUM_RX_CHAINS_MULTIPLE;
  871. }
  872. /*
  873. * When we are in power saving mode, unless device support spatial
  874. * multiplexing power save, use the active count for rx chain count.
  875. */
  876. static int iwl_get_idle_rx_chain_count(struct iwl_priv *priv, int active_cnt)
  877. {
  878. /* # Rx chains when idling, depending on SMPS mode */
  879. switch (priv->current_ht_config.smps) {
  880. case IEEE80211_SMPS_STATIC:
  881. case IEEE80211_SMPS_DYNAMIC:
  882. return IWL_NUM_IDLE_CHAINS_SINGLE;
  883. case IEEE80211_SMPS_OFF:
  884. return active_cnt;
  885. default:
  886. WARN(1, "invalid SMPS mode %d",
  887. priv->current_ht_config.smps);
  888. return active_cnt;
  889. }
  890. }
  891. /* up to 4 chains */
  892. static u8 iwl_count_chain_bitmap(u32 chain_bitmap)
  893. {
  894. u8 res;
  895. res = (chain_bitmap & BIT(0)) >> 0;
  896. res += (chain_bitmap & BIT(1)) >> 1;
  897. res += (chain_bitmap & BIT(2)) >> 2;
  898. res += (chain_bitmap & BIT(3)) >> 3;
  899. return res;
  900. }
  901. /**
  902. * iwl_is_monitor_mode - Determine if interface in monitor mode
  903. *
  904. * priv->iw_mode is set in add_interface, but add_interface is
  905. * never called for monitor mode. The only way mac80211 informs us about
  906. * monitor mode is through configuring filters (call to configure_filter).
  907. */
  908. bool iwl_is_monitor_mode(struct iwl_priv *priv)
  909. {
  910. return !!(priv->staging_rxon.filter_flags & RXON_FILTER_PROMISC_MSK);
  911. }
  912. EXPORT_SYMBOL(iwl_is_monitor_mode);
  913. /**
  914. * iwl_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
  915. *
  916. * Selects how many and which Rx receivers/antennas/chains to use.
  917. * This should not be used for scan command ... it puts data in wrong place.
  918. */
  919. void iwl_set_rxon_chain(struct iwl_priv *priv)
  920. {
  921. bool is_single = is_single_rx_stream(priv);
  922. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  923. u8 idle_rx_cnt, active_rx_cnt, valid_rx_cnt;
  924. u32 active_chains;
  925. u16 rx_chain;
  926. /* Tell uCode which antennas are actually connected.
  927. * Before first association, we assume all antennas are connected.
  928. * Just after first association, iwl_chain_noise_calibration()
  929. * checks which antennas actually *are* connected. */
  930. if (priv->chain_noise_data.active_chains)
  931. active_chains = priv->chain_noise_data.active_chains;
  932. else
  933. active_chains = priv->hw_params.valid_rx_ant;
  934. rx_chain = active_chains << RXON_RX_CHAIN_VALID_POS;
  935. /* How many receivers should we use? */
  936. active_rx_cnt = iwl_get_active_rx_chain_count(priv);
  937. idle_rx_cnt = iwl_get_idle_rx_chain_count(priv, active_rx_cnt);
  938. /* correct rx chain count according hw settings
  939. * and chain noise calibration
  940. */
  941. valid_rx_cnt = iwl_count_chain_bitmap(active_chains);
  942. if (valid_rx_cnt < active_rx_cnt)
  943. active_rx_cnt = valid_rx_cnt;
  944. if (valid_rx_cnt < idle_rx_cnt)
  945. idle_rx_cnt = valid_rx_cnt;
  946. rx_chain |= active_rx_cnt << RXON_RX_CHAIN_MIMO_CNT_POS;
  947. rx_chain |= idle_rx_cnt << RXON_RX_CHAIN_CNT_POS;
  948. /* copied from 'iwl_bg_request_scan()' */
  949. /* Force use of chains B and C (0x6) for Rx for 4965
  950. * Avoid A (0x1) because of its off-channel reception on A-band.
  951. * MIMO is not used here, but value is required */
  952. if (iwl_is_monitor_mode(priv) &&
  953. !(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) &&
  954. ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) == CSR_HW_REV_TYPE_4965)) {
  955. rx_chain = ANT_ABC << RXON_RX_CHAIN_VALID_POS;
  956. rx_chain |= ANT_BC << RXON_RX_CHAIN_FORCE_SEL_POS;
  957. rx_chain |= ANT_ABC << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS;
  958. rx_chain |= 0x1 << RXON_RX_CHAIN_DRIVER_FORCE_POS;
  959. }
  960. priv->staging_rxon.rx_chain = cpu_to_le16(rx_chain);
  961. if (!is_single && (active_rx_cnt >= IWL_NUM_RX_CHAINS_SINGLE) && is_cam)
  962. priv->staging_rxon.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
  963. else
  964. priv->staging_rxon.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
  965. IWL_DEBUG_ASSOC(priv, "rx_chain=0x%X active=%d idle=%d\n",
  966. priv->staging_rxon.rx_chain,
  967. active_rx_cnt, idle_rx_cnt);
  968. WARN_ON(active_rx_cnt == 0 || idle_rx_cnt == 0 ||
  969. active_rx_cnt < idle_rx_cnt);
  970. }
  971. EXPORT_SYMBOL(iwl_set_rxon_chain);
  972. /**
  973. * iwl_set_rxon_channel - Set the phymode and channel values in staging RXON
  974. * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz
  975. * @channel: Any channel valid for the requested phymode
  976. * In addition to setting the staging RXON, priv->phymode is also set.
  977. *
  978. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  979. * in the staging RXON flag structure based on the phymode
  980. */
  981. int iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch)
  982. {
  983. enum ieee80211_band band = ch->band;
  984. u16 channel = ieee80211_frequency_to_channel(ch->center_freq);
  985. if (!iwl_get_channel_info(priv, band, channel)) {
  986. IWL_DEBUG_INFO(priv, "Could not set channel to %d [%d]\n",
  987. channel, band);
  988. return -EINVAL;
  989. }
  990. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  991. (priv->band == band))
  992. return 0;
  993. priv->staging_rxon.channel = cpu_to_le16(channel);
  994. if (band == IEEE80211_BAND_5GHZ)
  995. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  996. else
  997. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  998. priv->band = band;
  999. IWL_DEBUG_INFO(priv, "Staging channel set to %d [%d]\n", channel, band);
  1000. return 0;
  1001. }
  1002. EXPORT_SYMBOL(iwl_set_rxon_channel);
  1003. void iwl_set_flags_for_band(struct iwl_priv *priv,
  1004. enum ieee80211_band band)
  1005. {
  1006. if (band == IEEE80211_BAND_5GHZ) {
  1007. priv->staging_rxon.flags &=
  1008. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  1009. | RXON_FLG_CCK_MSK);
  1010. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1011. } else {
  1012. /* Copied from iwl_post_associate() */
  1013. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1014. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1015. else
  1016. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1017. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1018. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1019. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  1020. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  1021. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  1022. }
  1023. }
  1024. /*
  1025. * initialize rxon structure with default values from eeprom
  1026. */
  1027. void iwl_connection_init_rx_config(struct iwl_priv *priv, int mode)
  1028. {
  1029. const struct iwl_channel_info *ch_info;
  1030. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  1031. switch (mode) {
  1032. case NL80211_IFTYPE_AP:
  1033. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  1034. break;
  1035. case NL80211_IFTYPE_STATION:
  1036. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  1037. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  1038. break;
  1039. case NL80211_IFTYPE_ADHOC:
  1040. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  1041. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  1042. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  1043. RXON_FILTER_ACCEPT_GRP_MSK;
  1044. break;
  1045. default:
  1046. IWL_ERR(priv, "Unsupported interface type %d\n", mode);
  1047. break;
  1048. }
  1049. #if 0
  1050. /* TODO: Figure out when short_preamble would be set and cache from
  1051. * that */
  1052. if (!hw_to_local(priv->hw)->short_preamble)
  1053. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1054. else
  1055. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1056. #endif
  1057. ch_info = iwl_get_channel_info(priv, priv->band,
  1058. le16_to_cpu(priv->active_rxon.channel));
  1059. if (!ch_info)
  1060. ch_info = &priv->channel_info[0];
  1061. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  1062. priv->band = ch_info->band;
  1063. iwl_set_flags_for_band(priv, priv->band);
  1064. priv->staging_rxon.ofdm_basic_rates =
  1065. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1066. priv->staging_rxon.cck_basic_rates =
  1067. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1068. /* clear both MIX and PURE40 mode flag */
  1069. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED |
  1070. RXON_FLG_CHANNEL_MODE_PURE_40);
  1071. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1072. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  1073. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  1074. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  1075. priv->staging_rxon.ofdm_ht_triple_stream_basic_rates = 0xff;
  1076. }
  1077. EXPORT_SYMBOL(iwl_connection_init_rx_config);
  1078. static void iwl_set_rate(struct iwl_priv *priv)
  1079. {
  1080. const struct ieee80211_supported_band *hw = NULL;
  1081. struct ieee80211_rate *rate;
  1082. int i;
  1083. hw = iwl_get_hw_mode(priv, priv->band);
  1084. if (!hw) {
  1085. IWL_ERR(priv, "Failed to set rate: unable to get hw mode\n");
  1086. return;
  1087. }
  1088. priv->active_rate = 0;
  1089. priv->active_rate_basic = 0;
  1090. for (i = 0; i < hw->n_bitrates; i++) {
  1091. rate = &(hw->bitrates[i]);
  1092. if (rate->hw_value < IWL_RATE_COUNT_LEGACY)
  1093. priv->active_rate |= (1 << rate->hw_value);
  1094. }
  1095. IWL_DEBUG_RATE(priv, "Set active_rate = %0x, active_rate_basic = %0x\n",
  1096. priv->active_rate, priv->active_rate_basic);
  1097. /*
  1098. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  1099. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  1100. * OFDM
  1101. */
  1102. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  1103. priv->staging_rxon.cck_basic_rates =
  1104. ((priv->active_rate_basic &
  1105. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  1106. else
  1107. priv->staging_rxon.cck_basic_rates =
  1108. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1109. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  1110. priv->staging_rxon.ofdm_basic_rates =
  1111. ((priv->active_rate_basic &
  1112. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  1113. IWL_FIRST_OFDM_RATE) & 0xFF;
  1114. else
  1115. priv->staging_rxon.ofdm_basic_rates =
  1116. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1117. }
  1118. void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  1119. {
  1120. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1121. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  1122. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  1123. if (priv->switch_rxon.switch_in_progress) {
  1124. if (!le32_to_cpu(csa->status) &&
  1125. (csa->channel == priv->switch_rxon.channel)) {
  1126. rxon->channel = csa->channel;
  1127. priv->staging_rxon.channel = csa->channel;
  1128. IWL_DEBUG_11H(priv, "CSA notif: channel %d\n",
  1129. le16_to_cpu(csa->channel));
  1130. } else
  1131. IWL_ERR(priv, "CSA notif (fail) : channel %d\n",
  1132. le16_to_cpu(csa->channel));
  1133. priv->switch_rxon.switch_in_progress = false;
  1134. }
  1135. }
  1136. EXPORT_SYMBOL(iwl_rx_csa);
  1137. #ifdef CONFIG_IWLWIFI_DEBUG
  1138. void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  1139. {
  1140. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  1141. IWL_DEBUG_RADIO(priv, "RX CONFIG:\n");
  1142. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  1143. IWL_DEBUG_RADIO(priv, "u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  1144. IWL_DEBUG_RADIO(priv, "u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  1145. IWL_DEBUG_RADIO(priv, "u32 filter_flags: 0x%08x\n",
  1146. le32_to_cpu(rxon->filter_flags));
  1147. IWL_DEBUG_RADIO(priv, "u8 dev_type: 0x%x\n", rxon->dev_type);
  1148. IWL_DEBUG_RADIO(priv, "u8 ofdm_basic_rates: 0x%02x\n",
  1149. rxon->ofdm_basic_rates);
  1150. IWL_DEBUG_RADIO(priv, "u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  1151. IWL_DEBUG_RADIO(priv, "u8[6] node_addr: %pM\n", rxon->node_addr);
  1152. IWL_DEBUG_RADIO(priv, "u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  1153. IWL_DEBUG_RADIO(priv, "u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  1154. }
  1155. EXPORT_SYMBOL(iwl_print_rx_config_cmd);
  1156. #endif
  1157. /**
  1158. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  1159. */
  1160. void iwl_irq_handle_error(struct iwl_priv *priv)
  1161. {
  1162. /* Set the FW error flag -- cleared on iwl_down */
  1163. set_bit(STATUS_FW_ERROR, &priv->status);
  1164. /* Cancel currently queued command. */
  1165. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  1166. priv->cfg->ops->lib->dump_nic_error_log(priv);
  1167. if (priv->cfg->ops->lib->dump_csr)
  1168. priv->cfg->ops->lib->dump_csr(priv);
  1169. if (priv->cfg->ops->lib->dump_fh)
  1170. priv->cfg->ops->lib->dump_fh(priv, NULL, false);
  1171. priv->cfg->ops->lib->dump_nic_event_log(priv, false, NULL, false);
  1172. #ifdef CONFIG_IWLWIFI_DEBUG
  1173. if (iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS)
  1174. iwl_print_rx_config_cmd(priv);
  1175. #endif
  1176. wake_up_interruptible(&priv->wait_command_queue);
  1177. /* Keep the restart process from trying to send host
  1178. * commands by clearing the INIT status bit */
  1179. clear_bit(STATUS_READY, &priv->status);
  1180. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1181. IWL_DEBUG(priv, IWL_DL_FW_ERRORS,
  1182. "Restarting adapter due to uCode error.\n");
  1183. if (priv->cfg->mod_params->restart_fw)
  1184. queue_work(priv->workqueue, &priv->restart);
  1185. }
  1186. }
  1187. EXPORT_SYMBOL(iwl_irq_handle_error);
  1188. int iwl_apm_stop_master(struct iwl_priv *priv)
  1189. {
  1190. int ret = 0;
  1191. /* stop device's busmaster DMA activity */
  1192. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
  1193. ret = iwl_poll_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_MASTER_DISABLED,
  1194. CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
  1195. if (ret)
  1196. IWL_WARN(priv, "Master Disable Timed Out, 100 usec\n");
  1197. IWL_DEBUG_INFO(priv, "stop master\n");
  1198. return ret;
  1199. }
  1200. EXPORT_SYMBOL(iwl_apm_stop_master);
  1201. void iwl_apm_stop(struct iwl_priv *priv)
  1202. {
  1203. IWL_DEBUG_INFO(priv, "Stop card, put in low power state\n");
  1204. /* Stop device's DMA activity */
  1205. iwl_apm_stop_master(priv);
  1206. /* Reset the entire device */
  1207. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  1208. udelay(10);
  1209. /*
  1210. * Clear "initialization complete" bit to move adapter from
  1211. * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
  1212. */
  1213. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1214. }
  1215. EXPORT_SYMBOL(iwl_apm_stop);
  1216. /*
  1217. * Start up NIC's basic functionality after it has been reset
  1218. * (e.g. after platform boot, or shutdown via iwl_apm_stop())
  1219. * NOTE: This does not load uCode nor start the embedded processor
  1220. */
  1221. int iwl_apm_init(struct iwl_priv *priv)
  1222. {
  1223. int ret = 0;
  1224. u16 lctl;
  1225. IWL_DEBUG_INFO(priv, "Init card's basic functions\n");
  1226. /*
  1227. * Use "set_bit" below rather than "write", to preserve any hardware
  1228. * bits already set by default after reset.
  1229. */
  1230. /* Disable L0S exit timer (platform NMI Work/Around) */
  1231. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1232. CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
  1233. /*
  1234. * Disable L0s without affecting L1;
  1235. * don't wait for ICH L0s (ICH bug W/A)
  1236. */
  1237. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1238. CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
  1239. /* Set FH wait threshold to maximum (HW error during stress W/A) */
  1240. iwl_set_bit(priv, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
  1241. /*
  1242. * Enable HAP INTA (interrupt from management bus) to
  1243. * wake device's PCI Express link L1a -> L0s
  1244. * NOTE: This is no-op for 3945 (non-existant bit)
  1245. */
  1246. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1247. CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
  1248. /*
  1249. * HW bug W/A for instability in PCIe bus L0->L0S->L1 transition.
  1250. * Check if BIOS (or OS) enabled L1-ASPM on this device.
  1251. * If so (likely), disable L0S, so device moves directly L0->L1;
  1252. * costs negligible amount of power savings.
  1253. * If not (unlikely), enable L0S, so there is at least some
  1254. * power savings, even without L1.
  1255. */
  1256. if (priv->cfg->set_l0s) {
  1257. lctl = iwl_pcie_link_ctl(priv);
  1258. if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
  1259. PCI_CFG_LINK_CTRL_VAL_L1_EN) {
  1260. /* L1-ASPM enabled; disable(!) L0S */
  1261. iwl_set_bit(priv, CSR_GIO_REG,
  1262. CSR_GIO_REG_VAL_L0S_ENABLED);
  1263. IWL_DEBUG_POWER(priv, "L1 Enabled; Disabling L0S\n");
  1264. } else {
  1265. /* L1-ASPM disabled; enable(!) L0S */
  1266. iwl_clear_bit(priv, CSR_GIO_REG,
  1267. CSR_GIO_REG_VAL_L0S_ENABLED);
  1268. IWL_DEBUG_POWER(priv, "L1 Disabled; Enabling L0S\n");
  1269. }
  1270. }
  1271. /* Configure analog phase-lock-loop before activating to D0A */
  1272. if (priv->cfg->pll_cfg_val)
  1273. iwl_set_bit(priv, CSR_ANA_PLL_CFG, priv->cfg->pll_cfg_val);
  1274. /*
  1275. * Set "initialization complete" bit to move adapter from
  1276. * D0U* --> D0A* (powered-up active) state.
  1277. */
  1278. iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1279. /*
  1280. * Wait for clock stabilization; once stabilized, access to
  1281. * device-internal resources is supported, e.g. iwl_write_prph()
  1282. * and accesses to uCode SRAM.
  1283. */
  1284. ret = iwl_poll_bit(priv, CSR_GP_CNTRL,
  1285. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  1286. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
  1287. if (ret < 0) {
  1288. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  1289. goto out;
  1290. }
  1291. /*
  1292. * Enable DMA and BSM (if used) clocks, wait for them to stabilize.
  1293. * BSM (Boostrap State Machine) is only in 3945 and 4965;
  1294. * later devices (i.e. 5000 and later) have non-volatile SRAM,
  1295. * and don't need BSM to restore data after power-saving sleep.
  1296. *
  1297. * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
  1298. * do not disable clocks. This preserves any hardware bits already
  1299. * set by default in "CLK_CTRL_REG" after reset.
  1300. */
  1301. if (priv->cfg->use_bsm)
  1302. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1303. APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
  1304. else
  1305. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1306. APMG_CLK_VAL_DMA_CLK_RQT);
  1307. udelay(20);
  1308. /* Disable L1-Active */
  1309. iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
  1310. APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
  1311. out:
  1312. return ret;
  1313. }
  1314. EXPORT_SYMBOL(iwl_apm_init);
  1315. void iwl_configure_filter(struct ieee80211_hw *hw,
  1316. unsigned int changed_flags,
  1317. unsigned int *total_flags,
  1318. u64 multicast)
  1319. {
  1320. struct iwl_priv *priv = hw->priv;
  1321. __le32 *filter_flags = &priv->staging_rxon.filter_flags;
  1322. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  1323. changed_flags, *total_flags);
  1324. if (changed_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS)) {
  1325. if (*total_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS))
  1326. *filter_flags |= RXON_FILTER_PROMISC_MSK;
  1327. else
  1328. *filter_flags &= ~RXON_FILTER_PROMISC_MSK;
  1329. }
  1330. if (changed_flags & FIF_ALLMULTI) {
  1331. if (*total_flags & FIF_ALLMULTI)
  1332. *filter_flags |= RXON_FILTER_ACCEPT_GRP_MSK;
  1333. else
  1334. *filter_flags &= ~RXON_FILTER_ACCEPT_GRP_MSK;
  1335. }
  1336. if (changed_flags & FIF_CONTROL) {
  1337. if (*total_flags & FIF_CONTROL)
  1338. *filter_flags |= RXON_FILTER_CTL2HOST_MSK;
  1339. else
  1340. *filter_flags &= ~RXON_FILTER_CTL2HOST_MSK;
  1341. }
  1342. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  1343. if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
  1344. *filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
  1345. else
  1346. *filter_flags &= ~RXON_FILTER_BCON_AWARE_MSK;
  1347. }
  1348. /* We avoid iwl_commit_rxon here to commit the new filter flags
  1349. * since mac80211 will call ieee80211_hw_config immediately.
  1350. * (mc_list is not supported at this time). Otherwise, we need to
  1351. * queue a background iwl_commit_rxon work.
  1352. */
  1353. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  1354. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  1355. }
  1356. EXPORT_SYMBOL(iwl_configure_filter);
  1357. int iwl_set_hw_params(struct iwl_priv *priv)
  1358. {
  1359. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  1360. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  1361. if (priv->cfg->mod_params->amsdu_size_8K)
  1362. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  1363. else
  1364. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  1365. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  1366. if (priv->cfg->mod_params->disable_11n)
  1367. priv->cfg->sku &= ~IWL_SKU_N;
  1368. /* Device-specific setup */
  1369. return priv->cfg->ops->lib->set_hw_params(priv);
  1370. }
  1371. EXPORT_SYMBOL(iwl_set_hw_params);
  1372. int iwl_set_tx_power(struct iwl_priv *priv, s8 tx_power, bool force)
  1373. {
  1374. int ret = 0;
  1375. s8 prev_tx_power = priv->tx_power_user_lmt;
  1376. if (tx_power < IWL_TX_POWER_TARGET_POWER_MIN) {
  1377. IWL_WARN(priv, "Requested user TXPOWER %d below lower limit %d.\n",
  1378. tx_power,
  1379. IWL_TX_POWER_TARGET_POWER_MIN);
  1380. return -EINVAL;
  1381. }
  1382. if (tx_power > priv->tx_power_device_lmt) {
  1383. IWL_WARN(priv,
  1384. "Requested user TXPOWER %d above upper limit %d.\n",
  1385. tx_power, priv->tx_power_device_lmt);
  1386. return -EINVAL;
  1387. }
  1388. if (priv->tx_power_user_lmt != tx_power)
  1389. force = true;
  1390. /* if nic is not up don't send command */
  1391. if (iwl_is_ready_rf(priv)) {
  1392. priv->tx_power_user_lmt = tx_power;
  1393. if (force && priv->cfg->ops->lib->send_tx_power)
  1394. ret = priv->cfg->ops->lib->send_tx_power(priv);
  1395. else if (!priv->cfg->ops->lib->send_tx_power)
  1396. ret = -EOPNOTSUPP;
  1397. /*
  1398. * if fail to set tx_power, restore the orig. tx power
  1399. */
  1400. if (ret)
  1401. priv->tx_power_user_lmt = prev_tx_power;
  1402. }
  1403. /*
  1404. * Even this is an async host command, the command
  1405. * will always report success from uCode
  1406. * So once driver can placing the command into the queue
  1407. * successfully, driver can use priv->tx_power_user_lmt
  1408. * to reflect the current tx power
  1409. */
  1410. return ret;
  1411. }
  1412. EXPORT_SYMBOL(iwl_set_tx_power);
  1413. irqreturn_t iwl_isr_legacy(int irq, void *data)
  1414. {
  1415. struct iwl_priv *priv = data;
  1416. u32 inta, inta_mask;
  1417. u32 inta_fh;
  1418. if (!priv)
  1419. return IRQ_NONE;
  1420. spin_lock(&priv->lock);
  1421. /* Disable (but don't clear!) interrupts here to avoid
  1422. * back-to-back ISRs and sporadic interrupts from our NIC.
  1423. * If we have something to service, the tasklet will re-enable ints.
  1424. * If we *don't* have something, we'll re-enable before leaving here. */
  1425. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1426. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1427. /* Discover which interrupts are active/pending */
  1428. inta = iwl_read32(priv, CSR_INT);
  1429. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1430. /* Ignore interrupt if there's nothing in NIC to service.
  1431. * This may be due to IRQ shared with another device,
  1432. * or due to sporadic interrupts thrown from our NIC. */
  1433. if (!inta && !inta_fh) {
  1434. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1435. goto none;
  1436. }
  1437. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1438. /* Hardware disappeared. It might have already raised
  1439. * an interrupt */
  1440. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1441. goto unplugged;
  1442. }
  1443. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1444. inta, inta_mask, inta_fh);
  1445. inta &= ~CSR_INT_BIT_SCD;
  1446. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1447. if (likely(inta || inta_fh))
  1448. tasklet_schedule(&priv->irq_tasklet);
  1449. unplugged:
  1450. spin_unlock(&priv->lock);
  1451. return IRQ_HANDLED;
  1452. none:
  1453. /* re-enable interrupts here since we don't have anything to service. */
  1454. /* only Re-enable if diabled by irq */
  1455. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1456. iwl_enable_interrupts(priv);
  1457. spin_unlock(&priv->lock);
  1458. return IRQ_NONE;
  1459. }
  1460. EXPORT_SYMBOL(iwl_isr_legacy);
  1461. int iwl_send_bt_config(struct iwl_priv *priv)
  1462. {
  1463. struct iwl_bt_cmd bt_cmd = {
  1464. .lead_time = BT_LEAD_TIME_DEF,
  1465. .max_kill = BT_MAX_KILL_DEF,
  1466. .kill_ack_mask = 0,
  1467. .kill_cts_mask = 0,
  1468. };
  1469. if (!bt_coex_active)
  1470. bt_cmd.flags = BT_COEX_DISABLE;
  1471. else
  1472. bt_cmd.flags = BT_COEX_ENABLE;
  1473. IWL_DEBUG_INFO(priv, "BT coex %s\n",
  1474. (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active");
  1475. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1476. sizeof(struct iwl_bt_cmd), &bt_cmd);
  1477. }
  1478. EXPORT_SYMBOL(iwl_send_bt_config);
  1479. int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags, bool clear)
  1480. {
  1481. struct iwl_statistics_cmd statistics_cmd = {
  1482. .configuration_flags =
  1483. clear ? IWL_STATS_CONF_CLEAR_STATS : 0,
  1484. };
  1485. if (flags & CMD_ASYNC)
  1486. return iwl_send_cmd_pdu_async(priv, REPLY_STATISTICS_CMD,
  1487. sizeof(struct iwl_statistics_cmd),
  1488. &statistics_cmd, NULL);
  1489. else
  1490. return iwl_send_cmd_pdu(priv, REPLY_STATISTICS_CMD,
  1491. sizeof(struct iwl_statistics_cmd),
  1492. &statistics_cmd);
  1493. }
  1494. EXPORT_SYMBOL(iwl_send_statistics_request);
  1495. /**
  1496. * iwl_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1497. * using sample data 100 bytes apart. If these sample points are good,
  1498. * it's a pretty good bet that everything between them is good, too.
  1499. */
  1500. static int iwlcore_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1501. {
  1502. u32 val;
  1503. int ret = 0;
  1504. u32 errcnt = 0;
  1505. u32 i;
  1506. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1507. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1508. /* read data comes through single port, auto-incr addr */
  1509. /* NOTE: Use the debugless read so we don't flood kernel log
  1510. * if IWL_DL_IO is set */
  1511. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1512. i + IWL49_RTC_INST_LOWER_BOUND);
  1513. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1514. if (val != le32_to_cpu(*image)) {
  1515. ret = -EIO;
  1516. errcnt++;
  1517. if (errcnt >= 3)
  1518. break;
  1519. }
  1520. }
  1521. return ret;
  1522. }
  1523. /**
  1524. * iwlcore_verify_inst_full - verify runtime uCode image in card vs. host,
  1525. * looking at all data.
  1526. */
  1527. static int iwl_verify_inst_full(struct iwl_priv *priv, __le32 *image,
  1528. u32 len)
  1529. {
  1530. u32 val;
  1531. u32 save_len = len;
  1532. int ret = 0;
  1533. u32 errcnt;
  1534. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1535. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1536. IWL49_RTC_INST_LOWER_BOUND);
  1537. errcnt = 0;
  1538. for (; len > 0; len -= sizeof(u32), image++) {
  1539. /* read data comes through single port, auto-incr addr */
  1540. /* NOTE: Use the debugless read so we don't flood kernel log
  1541. * if IWL_DL_IO is set */
  1542. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1543. if (val != le32_to_cpu(*image)) {
  1544. IWL_ERR(priv, "uCode INST section is invalid at "
  1545. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1546. save_len - len, val, le32_to_cpu(*image));
  1547. ret = -EIO;
  1548. errcnt++;
  1549. if (errcnt >= 20)
  1550. break;
  1551. }
  1552. }
  1553. if (!errcnt)
  1554. IWL_DEBUG_INFO(priv,
  1555. "ucode image in INSTRUCTION memory is good\n");
  1556. return ret;
  1557. }
  1558. /**
  1559. * iwl_verify_ucode - determine which instruction image is in SRAM,
  1560. * and verify its contents
  1561. */
  1562. int iwl_verify_ucode(struct iwl_priv *priv)
  1563. {
  1564. __le32 *image;
  1565. u32 len;
  1566. int ret;
  1567. /* Try bootstrap */
  1568. image = (__le32 *)priv->ucode_boot.v_addr;
  1569. len = priv->ucode_boot.len;
  1570. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1571. if (!ret) {
  1572. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1573. return 0;
  1574. }
  1575. /* Try initialize */
  1576. image = (__le32 *)priv->ucode_init.v_addr;
  1577. len = priv->ucode_init.len;
  1578. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1579. if (!ret) {
  1580. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1581. return 0;
  1582. }
  1583. /* Try runtime/protocol */
  1584. image = (__le32 *)priv->ucode_code.v_addr;
  1585. len = priv->ucode_code.len;
  1586. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1587. if (!ret) {
  1588. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1589. return 0;
  1590. }
  1591. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1592. /* Since nothing seems to match, show first several data entries in
  1593. * instruction SRAM, so maybe visual inspection will give a clue.
  1594. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1595. image = (__le32 *)priv->ucode_boot.v_addr;
  1596. len = priv->ucode_boot.len;
  1597. ret = iwl_verify_inst_full(priv, image, len);
  1598. return ret;
  1599. }
  1600. EXPORT_SYMBOL(iwl_verify_ucode);
  1601. void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1602. {
  1603. struct iwl_ct_kill_config cmd;
  1604. struct iwl_ct_kill_throttling_config adv_cmd;
  1605. unsigned long flags;
  1606. int ret = 0;
  1607. spin_lock_irqsave(&priv->lock, flags);
  1608. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1609. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1610. spin_unlock_irqrestore(&priv->lock, flags);
  1611. priv->thermal_throttle.ct_kill_toggle = false;
  1612. if (priv->cfg->support_ct_kill_exit) {
  1613. adv_cmd.critical_temperature_enter =
  1614. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1615. adv_cmd.critical_temperature_exit =
  1616. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1617. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1618. sizeof(adv_cmd), &adv_cmd);
  1619. if (ret)
  1620. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1621. else
  1622. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1623. "succeeded, "
  1624. "critical temperature enter is %d,"
  1625. "exit is %d\n",
  1626. priv->hw_params.ct_kill_threshold,
  1627. priv->hw_params.ct_kill_exit_threshold);
  1628. } else {
  1629. cmd.critical_temperature_R =
  1630. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1631. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1632. sizeof(cmd), &cmd);
  1633. if (ret)
  1634. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1635. else
  1636. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1637. "succeeded, "
  1638. "critical temperature is %d\n",
  1639. priv->hw_params.ct_kill_threshold);
  1640. }
  1641. }
  1642. EXPORT_SYMBOL(iwl_rf_kill_ct_config);
  1643. /*
  1644. * CARD_STATE_CMD
  1645. *
  1646. * Use: Sets the device's internal card state to enable, disable, or halt
  1647. *
  1648. * When in the 'enable' state the card operates as normal.
  1649. * When in the 'disable' state, the card enters into a low power mode.
  1650. * When in the 'halt' state, the card is shut down and must be fully
  1651. * restarted to come back on.
  1652. */
  1653. int iwl_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  1654. {
  1655. struct iwl_host_cmd cmd = {
  1656. .id = REPLY_CARD_STATE_CMD,
  1657. .len = sizeof(u32),
  1658. .data = &flags,
  1659. .flags = meta_flag,
  1660. };
  1661. return iwl_send_cmd(priv, &cmd);
  1662. }
  1663. void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  1664. struct iwl_rx_mem_buffer *rxb)
  1665. {
  1666. #ifdef CONFIG_IWLWIFI_DEBUG
  1667. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1668. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  1669. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  1670. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  1671. #endif
  1672. }
  1673. EXPORT_SYMBOL(iwl_rx_pm_sleep_notif);
  1674. void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  1675. struct iwl_rx_mem_buffer *rxb)
  1676. {
  1677. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1678. u32 len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  1679. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  1680. "notification for %s:\n", len,
  1681. get_cmd_string(pkt->hdr.cmd));
  1682. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, len);
  1683. }
  1684. EXPORT_SYMBOL(iwl_rx_pm_debug_statistics_notif);
  1685. void iwl_rx_reply_error(struct iwl_priv *priv,
  1686. struct iwl_rx_mem_buffer *rxb)
  1687. {
  1688. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1689. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  1690. "seq 0x%04X ser 0x%08X\n",
  1691. le32_to_cpu(pkt->u.err_resp.error_type),
  1692. get_cmd_string(pkt->u.err_resp.cmd_id),
  1693. pkt->u.err_resp.cmd_id,
  1694. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  1695. le32_to_cpu(pkt->u.err_resp.error_info));
  1696. }
  1697. EXPORT_SYMBOL(iwl_rx_reply_error);
  1698. void iwl_clear_isr_stats(struct iwl_priv *priv)
  1699. {
  1700. memset(&priv->isr_stats, 0, sizeof(priv->isr_stats));
  1701. }
  1702. int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1703. const struct ieee80211_tx_queue_params *params)
  1704. {
  1705. struct iwl_priv *priv = hw->priv;
  1706. unsigned long flags;
  1707. int q;
  1708. IWL_DEBUG_MAC80211(priv, "enter\n");
  1709. if (!iwl_is_ready_rf(priv)) {
  1710. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1711. return -EIO;
  1712. }
  1713. if (queue >= AC_NUM) {
  1714. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  1715. return 0;
  1716. }
  1717. q = AC_NUM - 1 - queue;
  1718. spin_lock_irqsave(&priv->lock, flags);
  1719. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  1720. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  1721. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  1722. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  1723. cpu_to_le16((params->txop * 32));
  1724. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  1725. priv->qos_data.qos_active = 1;
  1726. if (priv->iw_mode == NL80211_IFTYPE_AP)
  1727. iwl_activate_qos(priv, 1);
  1728. else if (priv->assoc_id && iwl_is_associated(priv))
  1729. iwl_activate_qos(priv, 0);
  1730. spin_unlock_irqrestore(&priv->lock, flags);
  1731. IWL_DEBUG_MAC80211(priv, "leave\n");
  1732. return 0;
  1733. }
  1734. EXPORT_SYMBOL(iwl_mac_conf_tx);
  1735. static void iwl_ht_conf(struct iwl_priv *priv,
  1736. struct ieee80211_bss_conf *bss_conf)
  1737. {
  1738. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  1739. struct ieee80211_sta *sta;
  1740. IWL_DEBUG_MAC80211(priv, "enter: \n");
  1741. if (!ht_conf->is_ht)
  1742. return;
  1743. ht_conf->ht_protection =
  1744. bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  1745. ht_conf->non_GF_STA_present =
  1746. !!(bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  1747. ht_conf->single_chain_sufficient = false;
  1748. switch (priv->iw_mode) {
  1749. case NL80211_IFTYPE_STATION:
  1750. rcu_read_lock();
  1751. sta = ieee80211_find_sta(priv->vif, priv->bssid);
  1752. if (sta) {
  1753. struct ieee80211_sta_ht_cap *ht_cap = &sta->ht_cap;
  1754. int maxstreams;
  1755. maxstreams = (ht_cap->mcs.tx_params &
  1756. IEEE80211_HT_MCS_TX_MAX_STREAMS_MASK)
  1757. >> IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
  1758. maxstreams += 1;
  1759. if ((ht_cap->mcs.rx_mask[1] == 0) &&
  1760. (ht_cap->mcs.rx_mask[2] == 0))
  1761. ht_conf->single_chain_sufficient = true;
  1762. if (maxstreams <= 1)
  1763. ht_conf->single_chain_sufficient = true;
  1764. } else {
  1765. /*
  1766. * If at all, this can only happen through a race
  1767. * when the AP disconnects us while we're still
  1768. * setting up the connection, in that case mac80211
  1769. * will soon tell us about that.
  1770. */
  1771. ht_conf->single_chain_sufficient = true;
  1772. }
  1773. rcu_read_unlock();
  1774. break;
  1775. case NL80211_IFTYPE_ADHOC:
  1776. ht_conf->single_chain_sufficient = true;
  1777. break;
  1778. default:
  1779. break;
  1780. }
  1781. IWL_DEBUG_MAC80211(priv, "leave\n");
  1782. }
  1783. static inline void iwl_set_no_assoc(struct iwl_priv *priv)
  1784. {
  1785. priv->assoc_id = 0;
  1786. iwl_led_disassociate(priv);
  1787. /*
  1788. * inform the ucode that there is no longer an
  1789. * association and that no more packets should be
  1790. * sent
  1791. */
  1792. priv->staging_rxon.filter_flags &=
  1793. ~RXON_FILTER_ASSOC_MSK;
  1794. priv->staging_rxon.assoc_id = 0;
  1795. iwlcore_commit_rxon(priv);
  1796. }
  1797. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  1798. void iwl_bss_info_changed(struct ieee80211_hw *hw,
  1799. struct ieee80211_vif *vif,
  1800. struct ieee80211_bss_conf *bss_conf,
  1801. u32 changes)
  1802. {
  1803. struct iwl_priv *priv = hw->priv;
  1804. int ret;
  1805. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  1806. if (!iwl_is_alive(priv))
  1807. return;
  1808. mutex_lock(&priv->mutex);
  1809. if (changes & BSS_CHANGED_BEACON &&
  1810. priv->iw_mode == NL80211_IFTYPE_AP) {
  1811. dev_kfree_skb(priv->ibss_beacon);
  1812. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  1813. }
  1814. if (changes & BSS_CHANGED_BEACON_INT) {
  1815. priv->beacon_int = bss_conf->beacon_int;
  1816. /* TODO: in AP mode, do something to make this take effect */
  1817. }
  1818. if (changes & BSS_CHANGED_BSSID) {
  1819. IWL_DEBUG_MAC80211(priv, "BSSID %pM\n", bss_conf->bssid);
  1820. /*
  1821. * If there is currently a HW scan going on in the
  1822. * background then we need to cancel it else the RXON
  1823. * below/in post_associate will fail.
  1824. */
  1825. if (iwl_scan_cancel_timeout(priv, 100)) {
  1826. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  1827. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  1828. mutex_unlock(&priv->mutex);
  1829. return;
  1830. }
  1831. /* mac80211 only sets assoc when in STATION mode */
  1832. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  1833. bss_conf->assoc) {
  1834. memcpy(priv->staging_rxon.bssid_addr,
  1835. bss_conf->bssid, ETH_ALEN);
  1836. /* currently needed in a few places */
  1837. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1838. } else {
  1839. priv->staging_rxon.filter_flags &=
  1840. ~RXON_FILTER_ASSOC_MSK;
  1841. }
  1842. }
  1843. /*
  1844. * This needs to be after setting the BSSID in case
  1845. * mac80211 decides to do both changes at once because
  1846. * it will invoke post_associate.
  1847. */
  1848. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1849. changes & BSS_CHANGED_BEACON) {
  1850. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  1851. if (beacon)
  1852. iwl_mac_beacon_update(hw, beacon);
  1853. }
  1854. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  1855. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  1856. bss_conf->use_short_preamble);
  1857. if (bss_conf->use_short_preamble)
  1858. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1859. else
  1860. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1861. }
  1862. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  1863. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  1864. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  1865. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  1866. else
  1867. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  1868. }
  1869. if (changes & BSS_CHANGED_BASIC_RATES) {
  1870. /* XXX use this information
  1871. *
  1872. * To do that, remove code from iwl_set_rate() and put something
  1873. * like this here:
  1874. *
  1875. if (A-band)
  1876. priv->staging_rxon.ofdm_basic_rates =
  1877. bss_conf->basic_rates;
  1878. else
  1879. priv->staging_rxon.ofdm_basic_rates =
  1880. bss_conf->basic_rates >> 4;
  1881. priv->staging_rxon.cck_basic_rates =
  1882. bss_conf->basic_rates & 0xF;
  1883. */
  1884. }
  1885. if (changes & BSS_CHANGED_HT) {
  1886. iwl_ht_conf(priv, bss_conf);
  1887. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1888. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1889. }
  1890. if (changes & BSS_CHANGED_ASSOC) {
  1891. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  1892. if (bss_conf->assoc) {
  1893. priv->assoc_id = bss_conf->aid;
  1894. priv->beacon_int = bss_conf->beacon_int;
  1895. priv->timestamp = bss_conf->timestamp;
  1896. priv->assoc_capability = bss_conf->assoc_capability;
  1897. iwl_led_associate(priv);
  1898. /*
  1899. * We have just associated, don't start scan too early
  1900. * leave time for EAPOL exchange to complete.
  1901. *
  1902. * XXX: do this in mac80211
  1903. */
  1904. priv->next_scan_jiffies = jiffies +
  1905. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  1906. if (!iwl_is_rfkill(priv))
  1907. priv->cfg->ops->lib->post_associate(priv);
  1908. } else
  1909. iwl_set_no_assoc(priv);
  1910. }
  1911. if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  1912. IWL_DEBUG_MAC80211(priv, "Changes (%#x) while associated\n",
  1913. changes);
  1914. ret = iwl_send_rxon_assoc(priv);
  1915. if (!ret) {
  1916. /* Sync active_rxon with latest change. */
  1917. memcpy((void *)&priv->active_rxon,
  1918. &priv->staging_rxon,
  1919. sizeof(struct iwl_rxon_cmd));
  1920. }
  1921. }
  1922. if (changes & BSS_CHANGED_BEACON_ENABLED) {
  1923. if (vif->bss_conf.enable_beacon) {
  1924. memcpy(priv->staging_rxon.bssid_addr,
  1925. bss_conf->bssid, ETH_ALEN);
  1926. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1927. iwlcore_config_ap(priv);
  1928. } else
  1929. iwl_set_no_assoc(priv);
  1930. }
  1931. mutex_unlock(&priv->mutex);
  1932. IWL_DEBUG_MAC80211(priv, "leave\n");
  1933. }
  1934. EXPORT_SYMBOL(iwl_bss_info_changed);
  1935. int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  1936. {
  1937. struct iwl_priv *priv = hw->priv;
  1938. unsigned long flags;
  1939. __le64 timestamp;
  1940. IWL_DEBUG_MAC80211(priv, "enter\n");
  1941. if (!iwl_is_ready_rf(priv)) {
  1942. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1943. return -EIO;
  1944. }
  1945. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  1946. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  1947. return -EIO;
  1948. }
  1949. spin_lock_irqsave(&priv->lock, flags);
  1950. if (priv->ibss_beacon)
  1951. dev_kfree_skb(priv->ibss_beacon);
  1952. priv->ibss_beacon = skb;
  1953. priv->assoc_id = 0;
  1954. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  1955. priv->timestamp = le64_to_cpu(timestamp);
  1956. IWL_DEBUG_MAC80211(priv, "leave\n");
  1957. spin_unlock_irqrestore(&priv->lock, flags);
  1958. iwl_reset_qos(priv);
  1959. priv->cfg->ops->lib->post_associate(priv);
  1960. return 0;
  1961. }
  1962. EXPORT_SYMBOL(iwl_mac_beacon_update);
  1963. int iwl_set_mode(struct iwl_priv *priv, int mode)
  1964. {
  1965. if (mode == NL80211_IFTYPE_ADHOC) {
  1966. const struct iwl_channel_info *ch_info;
  1967. ch_info = iwl_get_channel_info(priv,
  1968. priv->band,
  1969. le16_to_cpu(priv->staging_rxon.channel));
  1970. if (!ch_info || !is_channel_ibss(ch_info)) {
  1971. IWL_ERR(priv, "channel %d not IBSS channel\n",
  1972. le16_to_cpu(priv->staging_rxon.channel));
  1973. return -EINVAL;
  1974. }
  1975. }
  1976. iwl_connection_init_rx_config(priv, mode);
  1977. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1978. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1979. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1980. iwl_clear_stations_table(priv);
  1981. /* dont commit rxon if rf-kill is on*/
  1982. if (!iwl_is_ready_rf(priv))
  1983. return -EAGAIN;
  1984. iwlcore_commit_rxon(priv);
  1985. return 0;
  1986. }
  1987. EXPORT_SYMBOL(iwl_set_mode);
  1988. int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1989. struct ieee80211_vif *vif)
  1990. {
  1991. struct iwl_priv *priv = hw->priv;
  1992. int err = 0;
  1993. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", vif->type);
  1994. mutex_lock(&priv->mutex);
  1995. if (priv->vif) {
  1996. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1997. err = -EOPNOTSUPP;
  1998. goto out;
  1999. }
  2000. priv->vif = vif;
  2001. priv->iw_mode = vif->type;
  2002. if (vif->addr) {
  2003. IWL_DEBUG_MAC80211(priv, "Set %pM\n", vif->addr);
  2004. memcpy(priv->mac_addr, vif->addr, ETH_ALEN);
  2005. }
  2006. if (iwl_set_mode(priv, vif->type) == -EAGAIN)
  2007. /* we are not ready, will run again when ready */
  2008. set_bit(STATUS_MODE_PENDING, &priv->status);
  2009. out:
  2010. mutex_unlock(&priv->mutex);
  2011. IWL_DEBUG_MAC80211(priv, "leave\n");
  2012. return err;
  2013. }
  2014. EXPORT_SYMBOL(iwl_mac_add_interface);
  2015. void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2016. struct ieee80211_vif *vif)
  2017. {
  2018. struct iwl_priv *priv = hw->priv;
  2019. IWL_DEBUG_MAC80211(priv, "enter\n");
  2020. mutex_lock(&priv->mutex);
  2021. if (iwl_is_ready_rf(priv)) {
  2022. iwl_scan_cancel_timeout(priv, 100);
  2023. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2024. iwlcore_commit_rxon(priv);
  2025. }
  2026. if (priv->vif == vif) {
  2027. priv->vif = NULL;
  2028. memset(priv->bssid, 0, ETH_ALEN);
  2029. }
  2030. mutex_unlock(&priv->mutex);
  2031. IWL_DEBUG_MAC80211(priv, "leave\n");
  2032. }
  2033. EXPORT_SYMBOL(iwl_mac_remove_interface);
  2034. /**
  2035. * iwl_mac_config - mac80211 config callback
  2036. *
  2037. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  2038. * be set inappropriately and the driver currently sets the hardware up to
  2039. * use it whenever needed.
  2040. */
  2041. int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  2042. {
  2043. struct iwl_priv *priv = hw->priv;
  2044. const struct iwl_channel_info *ch_info;
  2045. struct ieee80211_conf *conf = &hw->conf;
  2046. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2047. unsigned long flags = 0;
  2048. int ret = 0;
  2049. u16 ch;
  2050. int scan_active = 0;
  2051. mutex_lock(&priv->mutex);
  2052. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  2053. conf->channel->hw_value, changed);
  2054. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  2055. test_bit(STATUS_SCANNING, &priv->status))) {
  2056. scan_active = 1;
  2057. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  2058. }
  2059. if (changed & (IEEE80211_CONF_CHANGE_SMPS |
  2060. IEEE80211_CONF_CHANGE_CHANNEL)) {
  2061. /* mac80211 uses static for non-HT which is what we want */
  2062. priv->current_ht_config.smps = conf->smps_mode;
  2063. /*
  2064. * Recalculate chain counts.
  2065. *
  2066. * If monitor mode is enabled then mac80211 will
  2067. * set up the SM PS mode to OFF if an HT channel is
  2068. * configured.
  2069. */
  2070. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2071. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2072. }
  2073. /* during scanning mac80211 will delay channel setting until
  2074. * scan finish with changed = 0
  2075. */
  2076. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  2077. if (scan_active)
  2078. goto set_ch_out;
  2079. ch = ieee80211_frequency_to_channel(conf->channel->center_freq);
  2080. ch_info = iwl_get_channel_info(priv, conf->channel->band, ch);
  2081. if (!is_channel_valid(ch_info)) {
  2082. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  2083. ret = -EINVAL;
  2084. goto set_ch_out;
  2085. }
  2086. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2087. !is_channel_ibss(ch_info)) {
  2088. IWL_ERR(priv, "channel %d in band %d not "
  2089. "IBSS channel\n",
  2090. conf->channel->hw_value, conf->channel->band);
  2091. ret = -EINVAL;
  2092. goto set_ch_out;
  2093. }
  2094. spin_lock_irqsave(&priv->lock, flags);
  2095. /* Configure HT40 channels */
  2096. ht_conf->is_ht = conf_is_ht(conf);
  2097. if (ht_conf->is_ht) {
  2098. if (conf_is_ht40_minus(conf)) {
  2099. ht_conf->extension_chan_offset =
  2100. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2101. ht_conf->is_40mhz = true;
  2102. } else if (conf_is_ht40_plus(conf)) {
  2103. ht_conf->extension_chan_offset =
  2104. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2105. ht_conf->is_40mhz = true;
  2106. } else {
  2107. ht_conf->extension_chan_offset =
  2108. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2109. ht_conf->is_40mhz = false;
  2110. }
  2111. } else
  2112. ht_conf->is_40mhz = false;
  2113. /* Default to no protection. Protection mode will later be set
  2114. * from BSS config in iwl_ht_conf */
  2115. ht_conf->ht_protection = IEEE80211_HT_OP_MODE_PROTECTION_NONE;
  2116. /* if we are switching from ht to 2.4 clear flags
  2117. * from any ht related info since 2.4 does not
  2118. * support ht */
  2119. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  2120. priv->staging_rxon.flags = 0;
  2121. iwl_set_rxon_channel(priv, conf->channel);
  2122. iwl_set_rxon_ht(priv, ht_conf);
  2123. iwl_set_flags_for_band(priv, conf->channel->band);
  2124. spin_unlock_irqrestore(&priv->lock, flags);
  2125. if (iwl_is_associated(priv) &&
  2126. (le16_to_cpu(priv->active_rxon.channel) != ch) &&
  2127. priv->cfg->ops->lib->set_channel_switch) {
  2128. iwl_set_rate(priv);
  2129. /*
  2130. * at this point, staging_rxon has the
  2131. * configuration for channel switch
  2132. */
  2133. ret = priv->cfg->ops->lib->set_channel_switch(priv,
  2134. ch);
  2135. if (!ret) {
  2136. iwl_print_rx_config_cmd(priv);
  2137. goto out;
  2138. }
  2139. priv->switch_rxon.switch_in_progress = false;
  2140. }
  2141. set_ch_out:
  2142. /* The list of supported rates and rate mask can be different
  2143. * for each band; since the band may have changed, reset
  2144. * the rate mask to what mac80211 lists */
  2145. iwl_set_rate(priv);
  2146. }
  2147. if (changed & (IEEE80211_CONF_CHANGE_PS |
  2148. IEEE80211_CONF_CHANGE_IDLE)) {
  2149. ret = iwl_power_update_mode(priv, false);
  2150. if (ret)
  2151. IWL_DEBUG_MAC80211(priv, "Error setting sleep level\n");
  2152. }
  2153. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  2154. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  2155. priv->tx_power_user_lmt, conf->power_level);
  2156. iwl_set_tx_power(priv, conf->power_level, false);
  2157. }
  2158. if (!iwl_is_ready(priv)) {
  2159. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2160. goto out;
  2161. }
  2162. if (scan_active)
  2163. goto out;
  2164. if (memcmp(&priv->active_rxon,
  2165. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  2166. iwlcore_commit_rxon(priv);
  2167. else
  2168. IWL_DEBUG_INFO(priv, "Not re-sending same RXON configuration.\n");
  2169. out:
  2170. IWL_DEBUG_MAC80211(priv, "leave\n");
  2171. mutex_unlock(&priv->mutex);
  2172. return ret;
  2173. }
  2174. EXPORT_SYMBOL(iwl_mac_config);
  2175. void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2176. {
  2177. struct iwl_priv *priv = hw->priv;
  2178. unsigned long flags;
  2179. mutex_lock(&priv->mutex);
  2180. IWL_DEBUG_MAC80211(priv, "enter\n");
  2181. spin_lock_irqsave(&priv->lock, flags);
  2182. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_config));
  2183. spin_unlock_irqrestore(&priv->lock, flags);
  2184. iwl_reset_qos(priv);
  2185. spin_lock_irqsave(&priv->lock, flags);
  2186. priv->assoc_id = 0;
  2187. priv->assoc_capability = 0;
  2188. priv->assoc_station_added = 0;
  2189. /* new association get rid of ibss beacon skb */
  2190. if (priv->ibss_beacon)
  2191. dev_kfree_skb(priv->ibss_beacon);
  2192. priv->ibss_beacon = NULL;
  2193. priv->beacon_int = priv->vif->bss_conf.beacon_int;
  2194. priv->timestamp = 0;
  2195. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2196. priv->beacon_int = 0;
  2197. spin_unlock_irqrestore(&priv->lock, flags);
  2198. if (!iwl_is_ready_rf(priv)) {
  2199. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2200. mutex_unlock(&priv->mutex);
  2201. return;
  2202. }
  2203. /* we are restarting association process
  2204. * clear RXON_FILTER_ASSOC_MSK bit
  2205. */
  2206. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2207. iwl_scan_cancel_timeout(priv, 100);
  2208. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2209. iwlcore_commit_rxon(priv);
  2210. }
  2211. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2212. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2213. mutex_unlock(&priv->mutex);
  2214. return;
  2215. }
  2216. iwl_set_rate(priv);
  2217. mutex_unlock(&priv->mutex);
  2218. IWL_DEBUG_MAC80211(priv, "leave\n");
  2219. }
  2220. EXPORT_SYMBOL(iwl_mac_reset_tsf);
  2221. int iwl_alloc_txq_mem(struct iwl_priv *priv)
  2222. {
  2223. if (!priv->txq)
  2224. priv->txq = kzalloc(
  2225. sizeof(struct iwl_tx_queue) * priv->cfg->num_of_queues,
  2226. GFP_KERNEL);
  2227. if (!priv->txq) {
  2228. IWL_ERR(priv, "Not enough memory for txq \n");
  2229. return -ENOMEM;
  2230. }
  2231. return 0;
  2232. }
  2233. EXPORT_SYMBOL(iwl_alloc_txq_mem);
  2234. void iwl_free_txq_mem(struct iwl_priv *priv)
  2235. {
  2236. kfree(priv->txq);
  2237. priv->txq = NULL;
  2238. }
  2239. EXPORT_SYMBOL(iwl_free_txq_mem);
  2240. int iwl_send_wimax_coex(struct iwl_priv *priv)
  2241. {
  2242. struct iwl_wimax_coex_cmd uninitialized_var(coex_cmd);
  2243. if (priv->cfg->support_wimax_coexist) {
  2244. /* UnMask wake up src at associated sleep */
  2245. coex_cmd.flags |= COEX_FLAGS_ASSOC_WA_UNMASK_MSK;
  2246. /* UnMask wake up src at unassociated sleep */
  2247. coex_cmd.flags |= COEX_FLAGS_UNASSOC_WA_UNMASK_MSK;
  2248. memcpy(coex_cmd.sta_prio, cu_priorities,
  2249. sizeof(struct iwl_wimax_coex_event_entry) *
  2250. COEX_NUM_OF_EVENTS);
  2251. /* enabling the coexistence feature */
  2252. coex_cmd.flags |= COEX_FLAGS_COEX_ENABLE_MSK;
  2253. /* enabling the priorities tables */
  2254. coex_cmd.flags |= COEX_FLAGS_STA_TABLE_VALID_MSK;
  2255. } else {
  2256. /* coexistence is disabled */
  2257. memset(&coex_cmd, 0, sizeof(coex_cmd));
  2258. }
  2259. return iwl_send_cmd_pdu(priv, COEX_PRIORITY_TABLE_CMD,
  2260. sizeof(coex_cmd), &coex_cmd);
  2261. }
  2262. EXPORT_SYMBOL(iwl_send_wimax_coex);
  2263. #ifdef CONFIG_IWLWIFI_DEBUGFS
  2264. #define IWL_TRAFFIC_DUMP_SIZE (IWL_TRAFFIC_ENTRY_SIZE * IWL_TRAFFIC_ENTRIES)
  2265. void iwl_reset_traffic_log(struct iwl_priv *priv)
  2266. {
  2267. priv->tx_traffic_idx = 0;
  2268. priv->rx_traffic_idx = 0;
  2269. if (priv->tx_traffic)
  2270. memset(priv->tx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2271. if (priv->rx_traffic)
  2272. memset(priv->rx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2273. }
  2274. int iwl_alloc_traffic_mem(struct iwl_priv *priv)
  2275. {
  2276. u32 traffic_size = IWL_TRAFFIC_DUMP_SIZE;
  2277. if (iwl_debug_level & IWL_DL_TX) {
  2278. if (!priv->tx_traffic) {
  2279. priv->tx_traffic =
  2280. kzalloc(traffic_size, GFP_KERNEL);
  2281. if (!priv->tx_traffic)
  2282. return -ENOMEM;
  2283. }
  2284. }
  2285. if (iwl_debug_level & IWL_DL_RX) {
  2286. if (!priv->rx_traffic) {
  2287. priv->rx_traffic =
  2288. kzalloc(traffic_size, GFP_KERNEL);
  2289. if (!priv->rx_traffic)
  2290. return -ENOMEM;
  2291. }
  2292. }
  2293. iwl_reset_traffic_log(priv);
  2294. return 0;
  2295. }
  2296. EXPORT_SYMBOL(iwl_alloc_traffic_mem);
  2297. void iwl_free_traffic_mem(struct iwl_priv *priv)
  2298. {
  2299. kfree(priv->tx_traffic);
  2300. priv->tx_traffic = NULL;
  2301. kfree(priv->rx_traffic);
  2302. priv->rx_traffic = NULL;
  2303. }
  2304. EXPORT_SYMBOL(iwl_free_traffic_mem);
  2305. void iwl_dbg_log_tx_data_frame(struct iwl_priv *priv,
  2306. u16 length, struct ieee80211_hdr *header)
  2307. {
  2308. __le16 fc;
  2309. u16 len;
  2310. if (likely(!(iwl_debug_level & IWL_DL_TX)))
  2311. return;
  2312. if (!priv->tx_traffic)
  2313. return;
  2314. fc = header->frame_control;
  2315. if (ieee80211_is_data(fc)) {
  2316. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2317. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2318. memcpy((priv->tx_traffic +
  2319. (priv->tx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2320. header, len);
  2321. priv->tx_traffic_idx =
  2322. (priv->tx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2323. }
  2324. }
  2325. EXPORT_SYMBOL(iwl_dbg_log_tx_data_frame);
  2326. void iwl_dbg_log_rx_data_frame(struct iwl_priv *priv,
  2327. u16 length, struct ieee80211_hdr *header)
  2328. {
  2329. __le16 fc;
  2330. u16 len;
  2331. if (likely(!(iwl_debug_level & IWL_DL_RX)))
  2332. return;
  2333. if (!priv->rx_traffic)
  2334. return;
  2335. fc = header->frame_control;
  2336. if (ieee80211_is_data(fc)) {
  2337. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2338. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2339. memcpy((priv->rx_traffic +
  2340. (priv->rx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2341. header, len);
  2342. priv->rx_traffic_idx =
  2343. (priv->rx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2344. }
  2345. }
  2346. EXPORT_SYMBOL(iwl_dbg_log_rx_data_frame);
  2347. const char *get_mgmt_string(int cmd)
  2348. {
  2349. switch (cmd) {
  2350. IWL_CMD(MANAGEMENT_ASSOC_REQ);
  2351. IWL_CMD(MANAGEMENT_ASSOC_RESP);
  2352. IWL_CMD(MANAGEMENT_REASSOC_REQ);
  2353. IWL_CMD(MANAGEMENT_REASSOC_RESP);
  2354. IWL_CMD(MANAGEMENT_PROBE_REQ);
  2355. IWL_CMD(MANAGEMENT_PROBE_RESP);
  2356. IWL_CMD(MANAGEMENT_BEACON);
  2357. IWL_CMD(MANAGEMENT_ATIM);
  2358. IWL_CMD(MANAGEMENT_DISASSOC);
  2359. IWL_CMD(MANAGEMENT_AUTH);
  2360. IWL_CMD(MANAGEMENT_DEAUTH);
  2361. IWL_CMD(MANAGEMENT_ACTION);
  2362. default:
  2363. return "UNKNOWN";
  2364. }
  2365. }
  2366. const char *get_ctrl_string(int cmd)
  2367. {
  2368. switch (cmd) {
  2369. IWL_CMD(CONTROL_BACK_REQ);
  2370. IWL_CMD(CONTROL_BACK);
  2371. IWL_CMD(CONTROL_PSPOLL);
  2372. IWL_CMD(CONTROL_RTS);
  2373. IWL_CMD(CONTROL_CTS);
  2374. IWL_CMD(CONTROL_ACK);
  2375. IWL_CMD(CONTROL_CFEND);
  2376. IWL_CMD(CONTROL_CFENDACK);
  2377. default:
  2378. return "UNKNOWN";
  2379. }
  2380. }
  2381. void iwl_clear_traffic_stats(struct iwl_priv *priv)
  2382. {
  2383. memset(&priv->tx_stats, 0, sizeof(struct traffic_stats));
  2384. memset(&priv->rx_stats, 0, sizeof(struct traffic_stats));
  2385. priv->led_tpt = 0;
  2386. }
  2387. /*
  2388. * if CONFIG_IWLWIFI_DEBUGFS defined, iwl_update_stats function will
  2389. * record all the MGMT, CTRL and DATA pkt for both TX and Rx pass.
  2390. * Use debugFs to display the rx/rx_statistics
  2391. * if CONFIG_IWLWIFI_DEBUGFS not being defined, then no MGMT and CTRL
  2392. * information will be recorded, but DATA pkt still will be recorded
  2393. * for the reason of iwl_led.c need to control the led blinking based on
  2394. * number of tx and rx data.
  2395. *
  2396. */
  2397. void iwl_update_stats(struct iwl_priv *priv, bool is_tx, __le16 fc, u16 len)
  2398. {
  2399. struct traffic_stats *stats;
  2400. if (is_tx)
  2401. stats = &priv->tx_stats;
  2402. else
  2403. stats = &priv->rx_stats;
  2404. if (ieee80211_is_mgmt(fc)) {
  2405. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2406. case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
  2407. stats->mgmt[MANAGEMENT_ASSOC_REQ]++;
  2408. break;
  2409. case cpu_to_le16(IEEE80211_STYPE_ASSOC_RESP):
  2410. stats->mgmt[MANAGEMENT_ASSOC_RESP]++;
  2411. break;
  2412. case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
  2413. stats->mgmt[MANAGEMENT_REASSOC_REQ]++;
  2414. break;
  2415. case cpu_to_le16(IEEE80211_STYPE_REASSOC_RESP):
  2416. stats->mgmt[MANAGEMENT_REASSOC_RESP]++;
  2417. break;
  2418. case cpu_to_le16(IEEE80211_STYPE_PROBE_REQ):
  2419. stats->mgmt[MANAGEMENT_PROBE_REQ]++;
  2420. break;
  2421. case cpu_to_le16(IEEE80211_STYPE_PROBE_RESP):
  2422. stats->mgmt[MANAGEMENT_PROBE_RESP]++;
  2423. break;
  2424. case cpu_to_le16(IEEE80211_STYPE_BEACON):
  2425. stats->mgmt[MANAGEMENT_BEACON]++;
  2426. break;
  2427. case cpu_to_le16(IEEE80211_STYPE_ATIM):
  2428. stats->mgmt[MANAGEMENT_ATIM]++;
  2429. break;
  2430. case cpu_to_le16(IEEE80211_STYPE_DISASSOC):
  2431. stats->mgmt[MANAGEMENT_DISASSOC]++;
  2432. break;
  2433. case cpu_to_le16(IEEE80211_STYPE_AUTH):
  2434. stats->mgmt[MANAGEMENT_AUTH]++;
  2435. break;
  2436. case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
  2437. stats->mgmt[MANAGEMENT_DEAUTH]++;
  2438. break;
  2439. case cpu_to_le16(IEEE80211_STYPE_ACTION):
  2440. stats->mgmt[MANAGEMENT_ACTION]++;
  2441. break;
  2442. }
  2443. } else if (ieee80211_is_ctl(fc)) {
  2444. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2445. case cpu_to_le16(IEEE80211_STYPE_BACK_REQ):
  2446. stats->ctrl[CONTROL_BACK_REQ]++;
  2447. break;
  2448. case cpu_to_le16(IEEE80211_STYPE_BACK):
  2449. stats->ctrl[CONTROL_BACK]++;
  2450. break;
  2451. case cpu_to_le16(IEEE80211_STYPE_PSPOLL):
  2452. stats->ctrl[CONTROL_PSPOLL]++;
  2453. break;
  2454. case cpu_to_le16(IEEE80211_STYPE_RTS):
  2455. stats->ctrl[CONTROL_RTS]++;
  2456. break;
  2457. case cpu_to_le16(IEEE80211_STYPE_CTS):
  2458. stats->ctrl[CONTROL_CTS]++;
  2459. break;
  2460. case cpu_to_le16(IEEE80211_STYPE_ACK):
  2461. stats->ctrl[CONTROL_ACK]++;
  2462. break;
  2463. case cpu_to_le16(IEEE80211_STYPE_CFEND):
  2464. stats->ctrl[CONTROL_CFEND]++;
  2465. break;
  2466. case cpu_to_le16(IEEE80211_STYPE_CFENDACK):
  2467. stats->ctrl[CONTROL_CFENDACK]++;
  2468. break;
  2469. }
  2470. } else {
  2471. /* data */
  2472. stats->data_cnt++;
  2473. stats->data_bytes += len;
  2474. }
  2475. iwl_leds_background(priv);
  2476. }
  2477. EXPORT_SYMBOL(iwl_update_stats);
  2478. #endif
  2479. const static char *get_csr_string(int cmd)
  2480. {
  2481. switch (cmd) {
  2482. IWL_CMD(CSR_HW_IF_CONFIG_REG);
  2483. IWL_CMD(CSR_INT_COALESCING);
  2484. IWL_CMD(CSR_INT);
  2485. IWL_CMD(CSR_INT_MASK);
  2486. IWL_CMD(CSR_FH_INT_STATUS);
  2487. IWL_CMD(CSR_GPIO_IN);
  2488. IWL_CMD(CSR_RESET);
  2489. IWL_CMD(CSR_GP_CNTRL);
  2490. IWL_CMD(CSR_HW_REV);
  2491. IWL_CMD(CSR_EEPROM_REG);
  2492. IWL_CMD(CSR_EEPROM_GP);
  2493. IWL_CMD(CSR_OTP_GP_REG);
  2494. IWL_CMD(CSR_GIO_REG);
  2495. IWL_CMD(CSR_GP_UCODE_REG);
  2496. IWL_CMD(CSR_GP_DRIVER_REG);
  2497. IWL_CMD(CSR_UCODE_DRV_GP1);
  2498. IWL_CMD(CSR_UCODE_DRV_GP2);
  2499. IWL_CMD(CSR_LED_REG);
  2500. IWL_CMD(CSR_DRAM_INT_TBL_REG);
  2501. IWL_CMD(CSR_GIO_CHICKEN_BITS);
  2502. IWL_CMD(CSR_ANA_PLL_CFG);
  2503. IWL_CMD(CSR_HW_REV_WA_REG);
  2504. IWL_CMD(CSR_DBG_HPET_MEM_REG);
  2505. default:
  2506. return "UNKNOWN";
  2507. }
  2508. }
  2509. void iwl_dump_csr(struct iwl_priv *priv)
  2510. {
  2511. int i;
  2512. u32 csr_tbl[] = {
  2513. CSR_HW_IF_CONFIG_REG,
  2514. CSR_INT_COALESCING,
  2515. CSR_INT,
  2516. CSR_INT_MASK,
  2517. CSR_FH_INT_STATUS,
  2518. CSR_GPIO_IN,
  2519. CSR_RESET,
  2520. CSR_GP_CNTRL,
  2521. CSR_HW_REV,
  2522. CSR_EEPROM_REG,
  2523. CSR_EEPROM_GP,
  2524. CSR_OTP_GP_REG,
  2525. CSR_GIO_REG,
  2526. CSR_GP_UCODE_REG,
  2527. CSR_GP_DRIVER_REG,
  2528. CSR_UCODE_DRV_GP1,
  2529. CSR_UCODE_DRV_GP2,
  2530. CSR_LED_REG,
  2531. CSR_DRAM_INT_TBL_REG,
  2532. CSR_GIO_CHICKEN_BITS,
  2533. CSR_ANA_PLL_CFG,
  2534. CSR_HW_REV_WA_REG,
  2535. CSR_DBG_HPET_MEM_REG
  2536. };
  2537. IWL_ERR(priv, "CSR values:\n");
  2538. IWL_ERR(priv, "(2nd byte of CSR_INT_COALESCING is "
  2539. "CSR_INT_PERIODIC_REG)\n");
  2540. for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) {
  2541. IWL_ERR(priv, " %25s: 0X%08x\n",
  2542. get_csr_string(csr_tbl[i]),
  2543. iwl_read32(priv, csr_tbl[i]));
  2544. }
  2545. }
  2546. EXPORT_SYMBOL(iwl_dump_csr);
  2547. const static char *get_fh_string(int cmd)
  2548. {
  2549. switch (cmd) {
  2550. IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG);
  2551. IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG);
  2552. IWL_CMD(FH_RSCSR_CHNL0_WPTR);
  2553. IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG);
  2554. IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG);
  2555. IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG);
  2556. IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
  2557. IWL_CMD(FH_TSSR_TX_STATUS_REG);
  2558. IWL_CMD(FH_TSSR_TX_ERROR_REG);
  2559. default:
  2560. return "UNKNOWN";
  2561. }
  2562. }
  2563. int iwl_dump_fh(struct iwl_priv *priv, char **buf, bool display)
  2564. {
  2565. int i;
  2566. #ifdef CONFIG_IWLWIFI_DEBUG
  2567. int pos = 0;
  2568. size_t bufsz = 0;
  2569. #endif
  2570. u32 fh_tbl[] = {
  2571. FH_RSCSR_CHNL0_STTS_WPTR_REG,
  2572. FH_RSCSR_CHNL0_RBDCB_BASE_REG,
  2573. FH_RSCSR_CHNL0_WPTR,
  2574. FH_MEM_RCSR_CHNL0_CONFIG_REG,
  2575. FH_MEM_RSSR_SHARED_CTRL_REG,
  2576. FH_MEM_RSSR_RX_STATUS_REG,
  2577. FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
  2578. FH_TSSR_TX_STATUS_REG,
  2579. FH_TSSR_TX_ERROR_REG
  2580. };
  2581. #ifdef CONFIG_IWLWIFI_DEBUG
  2582. if (display) {
  2583. bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
  2584. *buf = kmalloc(bufsz, GFP_KERNEL);
  2585. if (!*buf)
  2586. return -ENOMEM;
  2587. pos += scnprintf(*buf + pos, bufsz - pos,
  2588. "FH register values:\n");
  2589. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2590. pos += scnprintf(*buf + pos, bufsz - pos,
  2591. " %34s: 0X%08x\n",
  2592. get_fh_string(fh_tbl[i]),
  2593. iwl_read_direct32(priv, fh_tbl[i]));
  2594. }
  2595. return pos;
  2596. }
  2597. #endif
  2598. IWL_ERR(priv, "FH register values:\n");
  2599. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2600. IWL_ERR(priv, " %34s: 0X%08x\n",
  2601. get_fh_string(fh_tbl[i]),
  2602. iwl_read_direct32(priv, fh_tbl[i]));
  2603. }
  2604. return 0;
  2605. }
  2606. EXPORT_SYMBOL(iwl_dump_fh);
  2607. static void iwl_force_rf_reset(struct iwl_priv *priv)
  2608. {
  2609. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2610. return;
  2611. if (!iwl_is_associated(priv)) {
  2612. IWL_DEBUG_SCAN(priv, "force reset rejected: not associated\n");
  2613. return;
  2614. }
  2615. /*
  2616. * There is no easy and better way to force reset the radio,
  2617. * the only known method is switching channel which will force to
  2618. * reset and tune the radio.
  2619. * Use internal short scan (single channel) operation to should
  2620. * achieve this objective.
  2621. * Driver should reset the radio when number of consecutive missed
  2622. * beacon, or any other uCode error condition detected.
  2623. */
  2624. IWL_DEBUG_INFO(priv, "perform radio reset.\n");
  2625. iwl_internal_short_hw_scan(priv);
  2626. return;
  2627. }
  2628. int iwl_force_reset(struct iwl_priv *priv, int mode)
  2629. {
  2630. struct iwl_force_reset *force_reset;
  2631. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2632. return -EINVAL;
  2633. if (mode >= IWL_MAX_FORCE_RESET) {
  2634. IWL_DEBUG_INFO(priv, "invalid reset request.\n");
  2635. return -EINVAL;
  2636. }
  2637. force_reset = &priv->force_reset[mode];
  2638. force_reset->reset_request_count++;
  2639. if (force_reset->last_force_reset_jiffies &&
  2640. time_after(force_reset->last_force_reset_jiffies +
  2641. force_reset->reset_duration, jiffies)) {
  2642. IWL_DEBUG_INFO(priv, "force reset rejected\n");
  2643. force_reset->reset_reject_count++;
  2644. return -EAGAIN;
  2645. }
  2646. force_reset->reset_success_count++;
  2647. force_reset->last_force_reset_jiffies = jiffies;
  2648. IWL_DEBUG_INFO(priv, "perform force reset (%d)\n", mode);
  2649. switch (mode) {
  2650. case IWL_RF_RESET:
  2651. iwl_force_rf_reset(priv);
  2652. break;
  2653. case IWL_FW_RESET:
  2654. IWL_ERR(priv, "On demand firmware reload\n");
  2655. /* Set the FW error flag -- cleared on iwl_down */
  2656. set_bit(STATUS_FW_ERROR, &priv->status);
  2657. wake_up_interruptible(&priv->wait_command_queue);
  2658. /*
  2659. * Keep the restart process from trying to send host
  2660. * commands by clearing the INIT status bit
  2661. */
  2662. clear_bit(STATUS_READY, &priv->status);
  2663. queue_work(priv->workqueue, &priv->restart);
  2664. break;
  2665. }
  2666. return 0;
  2667. }
  2668. #ifdef CONFIG_PM
  2669. int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  2670. {
  2671. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2672. /*
  2673. * This function is called when system goes into suspend state
  2674. * mac80211 will call iwl_mac_stop() from the mac80211 suspend function
  2675. * first but since iwl_mac_stop() has no knowledge of who the caller is,
  2676. * it will not call apm_ops.stop() to stop the DMA operation.
  2677. * Calling apm_ops.stop here to make sure we stop the DMA.
  2678. */
  2679. priv->cfg->ops->lib->apm_ops.stop(priv);
  2680. pci_save_state(pdev);
  2681. pci_disable_device(pdev);
  2682. pci_set_power_state(pdev, PCI_D3hot);
  2683. return 0;
  2684. }
  2685. EXPORT_SYMBOL(iwl_pci_suspend);
  2686. int iwl_pci_resume(struct pci_dev *pdev)
  2687. {
  2688. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2689. int ret;
  2690. pci_set_power_state(pdev, PCI_D0);
  2691. ret = pci_enable_device(pdev);
  2692. if (ret)
  2693. return ret;
  2694. pci_restore_state(pdev);
  2695. iwl_enable_interrupts(priv);
  2696. return 0;
  2697. }
  2698. EXPORT_SYMBOL(iwl_pci_resume);
  2699. #endif /* CONFIG_PM */