irq.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. *
  16. * This file contains the code used by various IRQ handling routines:
  17. * asking for different IRQ's should be done through these routines
  18. * instead of just grabbing them. Thus setups with different IRQ numbers
  19. * shouldn't result in any weird surprises, and installing new handlers
  20. * should be easier.
  21. *
  22. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  23. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  24. * mask register (of which only 16 are defined), hence the weird shifting
  25. * and complement of the cached_irq_mask. I want to be able to stuff
  26. * this right into the SIU SMASK register.
  27. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  28. * to reduce code space and undefined function references.
  29. */
  30. #undef DEBUG
  31. #include <linux/module.h>
  32. #include <linux/threads.h>
  33. #include <linux/kernel_stat.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/timex.h>
  40. #include <linux/init.h>
  41. #include <linux/slab.h>
  42. #include <linux/delay.h>
  43. #include <linux/irq.h>
  44. #include <linux/seq_file.h>
  45. #include <linux/cpumask.h>
  46. #include <linux/profile.h>
  47. #include <linux/bitops.h>
  48. #include <linux/list.h>
  49. #include <linux/radix-tree.h>
  50. #include <linux/mutex.h>
  51. #include <linux/bootmem.h>
  52. #include <linux/pci.h>
  53. #include <linux/debugfs.h>
  54. #include <asm/uaccess.h>
  55. #include <asm/system.h>
  56. #include <asm/io.h>
  57. #include <asm/pgtable.h>
  58. #include <asm/irq.h>
  59. #include <asm/cache.h>
  60. #include <asm/prom.h>
  61. #include <asm/ptrace.h>
  62. #include <asm/machdep.h>
  63. #include <asm/udbg.h>
  64. #ifdef CONFIG_PPC64
  65. #include <asm/paca.h>
  66. #include <asm/firmware.h>
  67. #include <asm/lv1call.h>
  68. #endif
  69. int __irq_offset_value;
  70. static int ppc_spurious_interrupts;
  71. #ifdef CONFIG_PPC32
  72. EXPORT_SYMBOL(__irq_offset_value);
  73. atomic_t ppc_n_lost_interrupts;
  74. #ifndef CONFIG_PPC_MERGE
  75. #define NR_MASK_WORDS ((NR_IRQS + 31) / 32)
  76. unsigned long ppc_cached_irq_mask[NR_MASK_WORDS];
  77. #endif
  78. #ifdef CONFIG_TAU_INT
  79. extern int tau_initialized;
  80. extern int tau_interrupts(int);
  81. #endif
  82. #endif /* CONFIG_PPC32 */
  83. #if defined(CONFIG_SMP) && !defined(CONFIG_PPC_MERGE)
  84. extern atomic_t ipi_recv;
  85. extern atomic_t ipi_sent;
  86. #endif
  87. #ifdef CONFIG_PPC64
  88. EXPORT_SYMBOL(irq_desc);
  89. int distribute_irqs = 1;
  90. static inline unsigned long get_hard_enabled(void)
  91. {
  92. unsigned long enabled;
  93. __asm__ __volatile__("lbz %0,%1(13)"
  94. : "=r" (enabled) : "i" (offsetof(struct paca_struct, hard_enabled)));
  95. return enabled;
  96. }
  97. static inline void set_soft_enabled(unsigned long enable)
  98. {
  99. __asm__ __volatile__("stb %0,%1(13)"
  100. : : "r" (enable), "i" (offsetof(struct paca_struct, soft_enabled)));
  101. }
  102. void local_irq_restore(unsigned long en)
  103. {
  104. /*
  105. * get_paca()->soft_enabled = en;
  106. * Is it ever valid to use local_irq_restore(0) when soft_enabled is 1?
  107. * That was allowed before, and in such a case we do need to take care
  108. * that gcc will set soft_enabled directly via r13, not choose to use
  109. * an intermediate register, lest we're preempted to a different cpu.
  110. */
  111. set_soft_enabled(en);
  112. if (!en)
  113. return;
  114. if (firmware_has_feature(FW_FEATURE_ISERIES)) {
  115. /*
  116. * Do we need to disable preemption here? Not really: in the
  117. * unlikely event that we're preempted to a different cpu in
  118. * between getting r13, loading its lppaca_ptr, and loading
  119. * its any_int, we might call iseries_handle_interrupts without
  120. * an interrupt pending on the new cpu, but that's no disaster,
  121. * is it? And the business of preempting us off the old cpu
  122. * would itself involve a local_irq_restore which handles the
  123. * interrupt to that cpu.
  124. *
  125. * But use "local_paca->lppaca_ptr" instead of "get_lppaca()"
  126. * to avoid any preemption checking added into get_paca().
  127. */
  128. if (local_paca->lppaca_ptr->int_dword.any_int)
  129. iseries_handle_interrupts();
  130. }
  131. /*
  132. * if (get_paca()->hard_enabled) return;
  133. * But again we need to take care that gcc gets hard_enabled directly
  134. * via r13, not choose to use an intermediate register, lest we're
  135. * preempted to a different cpu in between the two instructions.
  136. */
  137. if (get_hard_enabled())
  138. return;
  139. /*
  140. * Need to hard-enable interrupts here. Since currently disabled,
  141. * no need to take further asm precautions against preemption; but
  142. * use local_paca instead of get_paca() to avoid preemption checking.
  143. */
  144. local_paca->hard_enabled = en;
  145. if ((int)mfspr(SPRN_DEC) < 0)
  146. mtspr(SPRN_DEC, 1);
  147. /*
  148. * Force the delivery of pending soft-disabled interrupts on PS3.
  149. * Any HV call will have this side effect.
  150. */
  151. if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
  152. u64 tmp;
  153. lv1_get_version_info(&tmp);
  154. }
  155. __hard_irq_enable();
  156. }
  157. #endif /* CONFIG_PPC64 */
  158. int show_interrupts(struct seq_file *p, void *v)
  159. {
  160. int i = *(loff_t *)v, j;
  161. struct irqaction *action;
  162. irq_desc_t *desc;
  163. unsigned long flags;
  164. if (i == 0) {
  165. seq_puts(p, " ");
  166. for_each_online_cpu(j)
  167. seq_printf(p, "CPU%d ", j);
  168. seq_putc(p, '\n');
  169. }
  170. if (i < NR_IRQS) {
  171. desc = get_irq_desc(i);
  172. spin_lock_irqsave(&desc->lock, flags);
  173. action = desc->action;
  174. if (!action || !action->handler)
  175. goto skip;
  176. seq_printf(p, "%3d: ", i);
  177. #ifdef CONFIG_SMP
  178. for_each_online_cpu(j)
  179. seq_printf(p, "%10u ", kstat_cpu(j).irqs[i]);
  180. #else
  181. seq_printf(p, "%10u ", kstat_irqs(i));
  182. #endif /* CONFIG_SMP */
  183. if (desc->chip)
  184. seq_printf(p, " %s ", desc->chip->typename);
  185. else
  186. seq_puts(p, " None ");
  187. seq_printf(p, "%s", (desc->status & IRQ_LEVEL) ? "Level " : "Edge ");
  188. seq_printf(p, " %s", action->name);
  189. for (action = action->next; action; action = action->next)
  190. seq_printf(p, ", %s", action->name);
  191. seq_putc(p, '\n');
  192. skip:
  193. spin_unlock_irqrestore(&desc->lock, flags);
  194. } else if (i == NR_IRQS) {
  195. #ifdef CONFIG_PPC32
  196. #ifdef CONFIG_TAU_INT
  197. if (tau_initialized){
  198. seq_puts(p, "TAU: ");
  199. for_each_online_cpu(j)
  200. seq_printf(p, "%10u ", tau_interrupts(j));
  201. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  202. }
  203. #endif
  204. #if defined(CONFIG_SMP) && !defined(CONFIG_PPC_MERGE)
  205. /* should this be per processor send/receive? */
  206. seq_printf(p, "IPI (recv/sent): %10u/%u\n",
  207. atomic_read(&ipi_recv), atomic_read(&ipi_sent));
  208. #endif
  209. #endif /* CONFIG_PPC32 */
  210. seq_printf(p, "BAD: %10u\n", ppc_spurious_interrupts);
  211. }
  212. return 0;
  213. }
  214. #ifdef CONFIG_HOTPLUG_CPU
  215. void fixup_irqs(cpumask_t map)
  216. {
  217. unsigned int irq;
  218. static int warned;
  219. for_each_irq(irq) {
  220. cpumask_t mask;
  221. if (irq_desc[irq].status & IRQ_PER_CPU)
  222. continue;
  223. cpus_and(mask, irq_desc[irq].affinity, map);
  224. if (any_online_cpu(mask) == NR_CPUS) {
  225. printk("Breaking affinity for irq %i\n", irq);
  226. mask = map;
  227. }
  228. if (irq_desc[irq].chip->set_affinity)
  229. irq_desc[irq].chip->set_affinity(irq, mask);
  230. else if (irq_desc[irq].action && !(warned++))
  231. printk("Cannot set affinity for irq %i\n", irq);
  232. }
  233. local_irq_enable();
  234. mdelay(1);
  235. local_irq_disable();
  236. }
  237. #endif
  238. void do_IRQ(struct pt_regs *regs)
  239. {
  240. struct pt_regs *old_regs = set_irq_regs(regs);
  241. unsigned int irq;
  242. #ifdef CONFIG_IRQSTACKS
  243. struct thread_info *curtp, *irqtp;
  244. #endif
  245. irq_enter();
  246. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  247. /* Debugging check for stack overflow: is there less than 2KB free? */
  248. {
  249. long sp;
  250. sp = __get_SP() & (THREAD_SIZE-1);
  251. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  252. printk("do_IRQ: stack overflow: %ld\n",
  253. sp - sizeof(struct thread_info));
  254. dump_stack();
  255. }
  256. }
  257. #endif
  258. /*
  259. * Every platform is required to implement ppc_md.get_irq.
  260. * This function will either return an irq number or NO_IRQ to
  261. * indicate there are no more pending.
  262. * The value NO_IRQ_IGNORE is for buggy hardware and means that this
  263. * IRQ has already been handled. -- Tom
  264. */
  265. irq = ppc_md.get_irq();
  266. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE) {
  267. #ifdef CONFIG_IRQSTACKS
  268. /* Switch to the irq stack to handle this */
  269. curtp = current_thread_info();
  270. irqtp = hardirq_ctx[smp_processor_id()];
  271. if (curtp != irqtp) {
  272. struct irq_desc *desc = irq_desc + irq;
  273. void *handler = desc->handle_irq;
  274. if (handler == NULL)
  275. handler = &__do_IRQ;
  276. irqtp->task = curtp->task;
  277. irqtp->flags = 0;
  278. call_handle_irq(irq, desc, irqtp, handler);
  279. irqtp->task = NULL;
  280. if (irqtp->flags)
  281. set_bits(irqtp->flags, &curtp->flags);
  282. } else
  283. #endif
  284. generic_handle_irq(irq);
  285. } else if (irq != NO_IRQ_IGNORE)
  286. /* That's not SMP safe ... but who cares ? */
  287. ppc_spurious_interrupts++;
  288. irq_exit();
  289. set_irq_regs(old_regs);
  290. #ifdef CONFIG_PPC_ISERIES
  291. if (firmware_has_feature(FW_FEATURE_ISERIES) &&
  292. get_lppaca()->int_dword.fields.decr_int) {
  293. get_lppaca()->int_dword.fields.decr_int = 0;
  294. /* Signal a fake decrementer interrupt */
  295. timer_interrupt(regs);
  296. }
  297. #endif
  298. }
  299. void __init init_IRQ(void)
  300. {
  301. if (ppc_md.init_IRQ)
  302. ppc_md.init_IRQ();
  303. #ifdef CONFIG_PPC64
  304. irq_ctx_init();
  305. #endif
  306. }
  307. #ifdef CONFIG_IRQSTACKS
  308. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  309. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  310. void irq_ctx_init(void)
  311. {
  312. struct thread_info *tp;
  313. int i;
  314. for_each_possible_cpu(i) {
  315. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  316. tp = softirq_ctx[i];
  317. tp->cpu = i;
  318. tp->preempt_count = SOFTIRQ_OFFSET;
  319. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  320. tp = hardirq_ctx[i];
  321. tp->cpu = i;
  322. tp->preempt_count = HARDIRQ_OFFSET;
  323. }
  324. }
  325. static inline void do_softirq_onstack(void)
  326. {
  327. struct thread_info *curtp, *irqtp;
  328. curtp = current_thread_info();
  329. irqtp = softirq_ctx[smp_processor_id()];
  330. irqtp->task = curtp->task;
  331. call_do_softirq(irqtp);
  332. irqtp->task = NULL;
  333. }
  334. #else
  335. #define do_softirq_onstack() __do_softirq()
  336. #endif /* CONFIG_IRQSTACKS */
  337. void do_softirq(void)
  338. {
  339. unsigned long flags;
  340. if (in_interrupt())
  341. return;
  342. local_irq_save(flags);
  343. if (local_softirq_pending())
  344. do_softirq_onstack();
  345. local_irq_restore(flags);
  346. }
  347. /*
  348. * IRQ controller and virtual interrupts
  349. */
  350. #ifdef CONFIG_PPC_MERGE
  351. static LIST_HEAD(irq_hosts);
  352. static DEFINE_SPINLOCK(irq_big_lock);
  353. static DEFINE_PER_CPU(unsigned int, irq_radix_reader);
  354. static unsigned int irq_radix_writer;
  355. struct irq_map_entry irq_map[NR_IRQS];
  356. static unsigned int irq_virq_count = NR_IRQS;
  357. static struct irq_host *irq_default_host;
  358. irq_hw_number_t virq_to_hw(unsigned int virq)
  359. {
  360. return irq_map[virq].hwirq;
  361. }
  362. EXPORT_SYMBOL_GPL(virq_to_hw);
  363. static int default_irq_host_match(struct irq_host *h, struct device_node *np)
  364. {
  365. return h->of_node != NULL && h->of_node == np;
  366. }
  367. struct irq_host *irq_alloc_host(struct device_node *of_node,
  368. unsigned int revmap_type,
  369. unsigned int revmap_arg,
  370. struct irq_host_ops *ops,
  371. irq_hw_number_t inval_irq)
  372. {
  373. struct irq_host *host;
  374. unsigned int size = sizeof(struct irq_host);
  375. unsigned int i;
  376. unsigned int *rmap;
  377. unsigned long flags;
  378. /* Allocate structure and revmap table if using linear mapping */
  379. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  380. size += revmap_arg * sizeof(unsigned int);
  381. host = zalloc_maybe_bootmem(size, GFP_KERNEL);
  382. if (host == NULL)
  383. return NULL;
  384. /* Fill structure */
  385. host->revmap_type = revmap_type;
  386. host->inval_irq = inval_irq;
  387. host->ops = ops;
  388. host->of_node = of_node;
  389. if (host->ops->match == NULL)
  390. host->ops->match = default_irq_host_match;
  391. spin_lock_irqsave(&irq_big_lock, flags);
  392. /* If it's a legacy controller, check for duplicates and
  393. * mark it as allocated (we use irq 0 host pointer for that
  394. */
  395. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  396. if (irq_map[0].host != NULL) {
  397. spin_unlock_irqrestore(&irq_big_lock, flags);
  398. /* If we are early boot, we can't free the structure,
  399. * too bad...
  400. * this will be fixed once slab is made available early
  401. * instead of the current cruft
  402. */
  403. if (mem_init_done)
  404. kfree(host);
  405. return NULL;
  406. }
  407. irq_map[0].host = host;
  408. }
  409. list_add(&host->link, &irq_hosts);
  410. spin_unlock_irqrestore(&irq_big_lock, flags);
  411. /* Additional setups per revmap type */
  412. switch(revmap_type) {
  413. case IRQ_HOST_MAP_LEGACY:
  414. /* 0 is always the invalid number for legacy */
  415. host->inval_irq = 0;
  416. /* setup us as the host for all legacy interrupts */
  417. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  418. irq_map[i].hwirq = i;
  419. smp_wmb();
  420. irq_map[i].host = host;
  421. smp_wmb();
  422. /* Clear norequest flags */
  423. get_irq_desc(i)->status &= ~IRQ_NOREQUEST;
  424. /* Legacy flags are left to default at this point,
  425. * one can then use irq_create_mapping() to
  426. * explicitly change them
  427. */
  428. ops->map(host, i, i);
  429. }
  430. break;
  431. case IRQ_HOST_MAP_LINEAR:
  432. rmap = (unsigned int *)(host + 1);
  433. for (i = 0; i < revmap_arg; i++)
  434. rmap[i] = NO_IRQ;
  435. host->revmap_data.linear.size = revmap_arg;
  436. smp_wmb();
  437. host->revmap_data.linear.revmap = rmap;
  438. break;
  439. default:
  440. break;
  441. }
  442. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  443. return host;
  444. }
  445. struct irq_host *irq_find_host(struct device_node *node)
  446. {
  447. struct irq_host *h, *found = NULL;
  448. unsigned long flags;
  449. /* We might want to match the legacy controller last since
  450. * it might potentially be set to match all interrupts in
  451. * the absence of a device node. This isn't a problem so far
  452. * yet though...
  453. */
  454. spin_lock_irqsave(&irq_big_lock, flags);
  455. list_for_each_entry(h, &irq_hosts, link)
  456. if (h->ops->match(h, node)) {
  457. found = h;
  458. break;
  459. }
  460. spin_unlock_irqrestore(&irq_big_lock, flags);
  461. return found;
  462. }
  463. EXPORT_SYMBOL_GPL(irq_find_host);
  464. void irq_set_default_host(struct irq_host *host)
  465. {
  466. pr_debug("irq: Default host set to @0x%p\n", host);
  467. irq_default_host = host;
  468. }
  469. void irq_set_virq_count(unsigned int count)
  470. {
  471. pr_debug("irq: Trying to set virq count to %d\n", count);
  472. BUG_ON(count < NUM_ISA_INTERRUPTS);
  473. if (count < NR_IRQS)
  474. irq_virq_count = count;
  475. }
  476. /* radix tree not lockless safe ! we use a brlock-type mecanism
  477. * for now, until we can use a lockless radix tree
  478. */
  479. static void irq_radix_wrlock(unsigned long *flags)
  480. {
  481. unsigned int cpu, ok;
  482. spin_lock_irqsave(&irq_big_lock, *flags);
  483. irq_radix_writer = 1;
  484. smp_mb();
  485. do {
  486. barrier();
  487. ok = 1;
  488. for_each_possible_cpu(cpu) {
  489. if (per_cpu(irq_radix_reader, cpu)) {
  490. ok = 0;
  491. break;
  492. }
  493. }
  494. if (!ok)
  495. cpu_relax();
  496. } while(!ok);
  497. }
  498. static void irq_radix_wrunlock(unsigned long flags)
  499. {
  500. smp_wmb();
  501. irq_radix_writer = 0;
  502. spin_unlock_irqrestore(&irq_big_lock, flags);
  503. }
  504. static void irq_radix_rdlock(unsigned long *flags)
  505. {
  506. local_irq_save(*flags);
  507. __get_cpu_var(irq_radix_reader) = 1;
  508. smp_mb();
  509. if (likely(irq_radix_writer == 0))
  510. return;
  511. __get_cpu_var(irq_radix_reader) = 0;
  512. smp_wmb();
  513. spin_lock(&irq_big_lock);
  514. __get_cpu_var(irq_radix_reader) = 1;
  515. spin_unlock(&irq_big_lock);
  516. }
  517. static void irq_radix_rdunlock(unsigned long flags)
  518. {
  519. __get_cpu_var(irq_radix_reader) = 0;
  520. local_irq_restore(flags);
  521. }
  522. static int irq_setup_virq(struct irq_host *host, unsigned int virq,
  523. irq_hw_number_t hwirq)
  524. {
  525. /* Clear IRQ_NOREQUEST flag */
  526. get_irq_desc(virq)->status &= ~IRQ_NOREQUEST;
  527. /* map it */
  528. smp_wmb();
  529. irq_map[virq].hwirq = hwirq;
  530. smp_mb();
  531. if (host->ops->map(host, virq, hwirq)) {
  532. pr_debug("irq: -> mapping failed, freeing\n");
  533. irq_free_virt(virq, 1);
  534. return -1;
  535. }
  536. return 0;
  537. }
  538. unsigned int irq_create_direct_mapping(struct irq_host *host)
  539. {
  540. unsigned int virq;
  541. if (host == NULL)
  542. host = irq_default_host;
  543. BUG_ON(host == NULL);
  544. WARN_ON(host->revmap_type != IRQ_HOST_MAP_NOMAP);
  545. virq = irq_alloc_virt(host, 1, 0);
  546. if (virq == NO_IRQ) {
  547. pr_debug("irq: create_direct virq allocation failed\n");
  548. return NO_IRQ;
  549. }
  550. pr_debug("irq: create_direct obtained virq %d\n", virq);
  551. if (irq_setup_virq(host, virq, virq))
  552. return NO_IRQ;
  553. return virq;
  554. }
  555. unsigned int irq_create_mapping(struct irq_host *host,
  556. irq_hw_number_t hwirq)
  557. {
  558. unsigned int virq, hint;
  559. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  560. /* Look for default host if nececssary */
  561. if (host == NULL)
  562. host = irq_default_host;
  563. if (host == NULL) {
  564. printk(KERN_WARNING "irq_create_mapping called for"
  565. " NULL host, hwirq=%lx\n", hwirq);
  566. WARN_ON(1);
  567. return NO_IRQ;
  568. }
  569. pr_debug("irq: -> using host @%p\n", host);
  570. /* Check if mapping already exist, if it does, call
  571. * host->ops->map() to update the flags
  572. */
  573. virq = irq_find_mapping(host, hwirq);
  574. if (virq != NO_IRQ) {
  575. if (host->ops->remap)
  576. host->ops->remap(host, virq, hwirq);
  577. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  578. return virq;
  579. }
  580. /* Get a virtual interrupt number */
  581. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  582. /* Handle legacy */
  583. virq = (unsigned int)hwirq;
  584. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  585. return NO_IRQ;
  586. return virq;
  587. } else {
  588. /* Allocate a virtual interrupt number */
  589. hint = hwirq % irq_virq_count;
  590. virq = irq_alloc_virt(host, 1, hint);
  591. if (virq == NO_IRQ) {
  592. pr_debug("irq: -> virq allocation failed\n");
  593. return NO_IRQ;
  594. }
  595. }
  596. pr_debug("irq: -> obtained virq %d\n", virq);
  597. if (irq_setup_virq(host, virq, hwirq))
  598. return NO_IRQ;
  599. return virq;
  600. }
  601. EXPORT_SYMBOL_GPL(irq_create_mapping);
  602. unsigned int irq_create_of_mapping(struct device_node *controller,
  603. u32 *intspec, unsigned int intsize)
  604. {
  605. struct irq_host *host;
  606. irq_hw_number_t hwirq;
  607. unsigned int type = IRQ_TYPE_NONE;
  608. unsigned int virq;
  609. if (controller == NULL)
  610. host = irq_default_host;
  611. else
  612. host = irq_find_host(controller);
  613. if (host == NULL) {
  614. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  615. controller->full_name);
  616. return NO_IRQ;
  617. }
  618. /* If host has no translation, then we assume interrupt line */
  619. if (host->ops->xlate == NULL)
  620. hwirq = intspec[0];
  621. else {
  622. if (host->ops->xlate(host, controller, intspec, intsize,
  623. &hwirq, &type))
  624. return NO_IRQ;
  625. }
  626. /* Create mapping */
  627. virq = irq_create_mapping(host, hwirq);
  628. if (virq == NO_IRQ)
  629. return virq;
  630. /* Set type if specified and different than the current one */
  631. if (type != IRQ_TYPE_NONE &&
  632. type != (get_irq_desc(virq)->status & IRQF_TRIGGER_MASK))
  633. set_irq_type(virq, type);
  634. return virq;
  635. }
  636. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  637. unsigned int irq_of_parse_and_map(struct device_node *dev, int index)
  638. {
  639. struct of_irq oirq;
  640. if (of_irq_map_one(dev, index, &oirq))
  641. return NO_IRQ;
  642. return irq_create_of_mapping(oirq.controller, oirq.specifier,
  643. oirq.size);
  644. }
  645. EXPORT_SYMBOL_GPL(irq_of_parse_and_map);
  646. void irq_dispose_mapping(unsigned int virq)
  647. {
  648. struct irq_host *host;
  649. irq_hw_number_t hwirq;
  650. unsigned long flags;
  651. if (virq == NO_IRQ)
  652. return;
  653. host = irq_map[virq].host;
  654. WARN_ON (host == NULL);
  655. if (host == NULL)
  656. return;
  657. /* Never unmap legacy interrupts */
  658. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  659. return;
  660. /* remove chip and handler */
  661. set_irq_chip_and_handler(virq, NULL, NULL);
  662. /* Make sure it's completed */
  663. synchronize_irq(virq);
  664. /* Tell the PIC about it */
  665. if (host->ops->unmap)
  666. host->ops->unmap(host, virq);
  667. smp_mb();
  668. /* Clear reverse map */
  669. hwirq = irq_map[virq].hwirq;
  670. switch(host->revmap_type) {
  671. case IRQ_HOST_MAP_LINEAR:
  672. if (hwirq < host->revmap_data.linear.size)
  673. host->revmap_data.linear.revmap[hwirq] = NO_IRQ;
  674. break;
  675. case IRQ_HOST_MAP_TREE:
  676. /* Check if radix tree allocated yet */
  677. if (host->revmap_data.tree.gfp_mask == 0)
  678. break;
  679. irq_radix_wrlock(&flags);
  680. radix_tree_delete(&host->revmap_data.tree, hwirq);
  681. irq_radix_wrunlock(flags);
  682. break;
  683. }
  684. /* Destroy map */
  685. smp_mb();
  686. irq_map[virq].hwirq = host->inval_irq;
  687. /* Set some flags */
  688. get_irq_desc(virq)->status |= IRQ_NOREQUEST;
  689. /* Free it */
  690. irq_free_virt(virq, 1);
  691. }
  692. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  693. unsigned int irq_find_mapping(struct irq_host *host,
  694. irq_hw_number_t hwirq)
  695. {
  696. unsigned int i;
  697. unsigned int hint = hwirq % irq_virq_count;
  698. /* Look for default host if nececssary */
  699. if (host == NULL)
  700. host = irq_default_host;
  701. if (host == NULL)
  702. return NO_IRQ;
  703. /* legacy -> bail early */
  704. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  705. return hwirq;
  706. /* Slow path does a linear search of the map */
  707. if (hint < NUM_ISA_INTERRUPTS)
  708. hint = NUM_ISA_INTERRUPTS;
  709. i = hint;
  710. do {
  711. if (irq_map[i].host == host &&
  712. irq_map[i].hwirq == hwirq)
  713. return i;
  714. i++;
  715. if (i >= irq_virq_count)
  716. i = NUM_ISA_INTERRUPTS;
  717. } while(i != hint);
  718. return NO_IRQ;
  719. }
  720. EXPORT_SYMBOL_GPL(irq_find_mapping);
  721. unsigned int irq_radix_revmap(struct irq_host *host,
  722. irq_hw_number_t hwirq)
  723. {
  724. struct radix_tree_root *tree;
  725. struct irq_map_entry *ptr;
  726. unsigned int virq;
  727. unsigned long flags;
  728. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  729. /* Check if the radix tree exist yet. We test the value of
  730. * the gfp_mask for that. Sneaky but saves another int in the
  731. * structure. If not, we fallback to slow mode
  732. */
  733. tree = &host->revmap_data.tree;
  734. if (tree->gfp_mask == 0)
  735. return irq_find_mapping(host, hwirq);
  736. /* Now try to resolve */
  737. irq_radix_rdlock(&flags);
  738. ptr = radix_tree_lookup(tree, hwirq);
  739. irq_radix_rdunlock(flags);
  740. /* Found it, return */
  741. if (ptr) {
  742. virq = ptr - irq_map;
  743. return virq;
  744. }
  745. /* If not there, try to insert it */
  746. virq = irq_find_mapping(host, hwirq);
  747. if (virq != NO_IRQ) {
  748. irq_radix_wrlock(&flags);
  749. radix_tree_insert(tree, hwirq, &irq_map[virq]);
  750. irq_radix_wrunlock(flags);
  751. }
  752. return virq;
  753. }
  754. unsigned int irq_linear_revmap(struct irq_host *host,
  755. irq_hw_number_t hwirq)
  756. {
  757. unsigned int *revmap;
  758. WARN_ON(host->revmap_type != IRQ_HOST_MAP_LINEAR);
  759. /* Check revmap bounds */
  760. if (unlikely(hwirq >= host->revmap_data.linear.size))
  761. return irq_find_mapping(host, hwirq);
  762. /* Check if revmap was allocated */
  763. revmap = host->revmap_data.linear.revmap;
  764. if (unlikely(revmap == NULL))
  765. return irq_find_mapping(host, hwirq);
  766. /* Fill up revmap with slow path if no mapping found */
  767. if (unlikely(revmap[hwirq] == NO_IRQ))
  768. revmap[hwirq] = irq_find_mapping(host, hwirq);
  769. return revmap[hwirq];
  770. }
  771. unsigned int irq_alloc_virt(struct irq_host *host,
  772. unsigned int count,
  773. unsigned int hint)
  774. {
  775. unsigned long flags;
  776. unsigned int i, j, found = NO_IRQ;
  777. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  778. return NO_IRQ;
  779. spin_lock_irqsave(&irq_big_lock, flags);
  780. /* Use hint for 1 interrupt if any */
  781. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  782. hint < irq_virq_count && irq_map[hint].host == NULL) {
  783. found = hint;
  784. goto hint_found;
  785. }
  786. /* Look for count consecutive numbers in the allocatable
  787. * (non-legacy) space
  788. */
  789. for (i = NUM_ISA_INTERRUPTS, j = 0; i < irq_virq_count; i++) {
  790. if (irq_map[i].host != NULL)
  791. j = 0;
  792. else
  793. j++;
  794. if (j == count) {
  795. found = i - count + 1;
  796. break;
  797. }
  798. }
  799. if (found == NO_IRQ) {
  800. spin_unlock_irqrestore(&irq_big_lock, flags);
  801. return NO_IRQ;
  802. }
  803. hint_found:
  804. for (i = found; i < (found + count); i++) {
  805. irq_map[i].hwirq = host->inval_irq;
  806. smp_wmb();
  807. irq_map[i].host = host;
  808. }
  809. spin_unlock_irqrestore(&irq_big_lock, flags);
  810. return found;
  811. }
  812. void irq_free_virt(unsigned int virq, unsigned int count)
  813. {
  814. unsigned long flags;
  815. unsigned int i;
  816. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  817. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  818. spin_lock_irqsave(&irq_big_lock, flags);
  819. for (i = virq; i < (virq + count); i++) {
  820. struct irq_host *host;
  821. if (i < NUM_ISA_INTERRUPTS ||
  822. (virq + count) > irq_virq_count)
  823. continue;
  824. host = irq_map[i].host;
  825. irq_map[i].hwirq = host->inval_irq;
  826. smp_wmb();
  827. irq_map[i].host = NULL;
  828. }
  829. spin_unlock_irqrestore(&irq_big_lock, flags);
  830. }
  831. void irq_early_init(void)
  832. {
  833. unsigned int i;
  834. for (i = 0; i < NR_IRQS; i++)
  835. get_irq_desc(i)->status |= IRQ_NOREQUEST;
  836. }
  837. /* We need to create the radix trees late */
  838. static int irq_late_init(void)
  839. {
  840. struct irq_host *h;
  841. unsigned long flags;
  842. irq_radix_wrlock(&flags);
  843. list_for_each_entry(h, &irq_hosts, link) {
  844. if (h->revmap_type == IRQ_HOST_MAP_TREE)
  845. INIT_RADIX_TREE(&h->revmap_data.tree, GFP_ATOMIC);
  846. }
  847. irq_radix_wrunlock(flags);
  848. return 0;
  849. }
  850. arch_initcall(irq_late_init);
  851. #ifdef CONFIG_VIRQ_DEBUG
  852. static int virq_debug_show(struct seq_file *m, void *private)
  853. {
  854. unsigned long flags;
  855. irq_desc_t *desc;
  856. const char *p;
  857. char none[] = "none";
  858. int i;
  859. seq_printf(m, "%-5s %-7s %-15s %s\n", "virq", "hwirq",
  860. "chip name", "host name");
  861. for (i = 1; i < NR_IRQS; i++) {
  862. desc = get_irq_desc(i);
  863. spin_lock_irqsave(&desc->lock, flags);
  864. if (desc->action && desc->action->handler) {
  865. seq_printf(m, "%5d ", i);
  866. seq_printf(m, "0x%05lx ", virq_to_hw(i));
  867. if (desc->chip && desc->chip->typename)
  868. p = desc->chip->typename;
  869. else
  870. p = none;
  871. seq_printf(m, "%-15s ", p);
  872. if (irq_map[i].host && irq_map[i].host->of_node)
  873. p = irq_map[i].host->of_node->full_name;
  874. else
  875. p = none;
  876. seq_printf(m, "%s\n", p);
  877. }
  878. spin_unlock_irqrestore(&desc->lock, flags);
  879. }
  880. return 0;
  881. }
  882. static int virq_debug_open(struct inode *inode, struct file *file)
  883. {
  884. return single_open(file, virq_debug_show, inode->i_private);
  885. }
  886. static const struct file_operations virq_debug_fops = {
  887. .open = virq_debug_open,
  888. .read = seq_read,
  889. .llseek = seq_lseek,
  890. .release = single_release,
  891. };
  892. static int __init irq_debugfs_init(void)
  893. {
  894. if (debugfs_create_file("virq_mapping", S_IRUGO, powerpc_debugfs_root,
  895. NULL, &virq_debug_fops))
  896. return -ENOMEM;
  897. return 0;
  898. }
  899. __initcall(irq_debugfs_init);
  900. #endif /* CONFIG_VIRQ_DEBUG */
  901. #endif /* CONFIG_PPC_MERGE */
  902. #ifdef CONFIG_PPC64
  903. static int __init setup_noirqdistrib(char *str)
  904. {
  905. distribute_irqs = 0;
  906. return 1;
  907. }
  908. __setup("noirqdistrib", setup_noirqdistrib);
  909. #endif /* CONFIG_PPC64 */