tlbflush.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171
  1. #ifndef _ASM_X86_TLBFLUSH_H
  2. #define _ASM_X86_TLBFLUSH_H
  3. #include <linux/mm.h>
  4. #include <linux/sched.h>
  5. #include <asm/processor.h>
  6. #include <asm/special_insns.h>
  7. #ifdef CONFIG_PARAVIRT
  8. #include <asm/paravirt.h>
  9. #else
  10. #define __flush_tlb() __native_flush_tlb()
  11. #define __flush_tlb_global() __native_flush_tlb_global()
  12. #define __flush_tlb_single(addr) __native_flush_tlb_single(addr)
  13. #endif
  14. static inline void __native_flush_tlb(void)
  15. {
  16. native_write_cr3(native_read_cr3());
  17. }
  18. static inline void __native_flush_tlb_global(void)
  19. {
  20. unsigned long flags;
  21. unsigned long cr4;
  22. /*
  23. * Read-modify-write to CR4 - protect it from preemption and
  24. * from interrupts. (Use the raw variant because this code can
  25. * be called from deep inside debugging code.)
  26. */
  27. raw_local_irq_save(flags);
  28. cr4 = native_read_cr4();
  29. /* clear PGE */
  30. native_write_cr4(cr4 & ~X86_CR4_PGE);
  31. /* write old PGE again and flush TLBs */
  32. native_write_cr4(cr4);
  33. raw_local_irq_restore(flags);
  34. }
  35. static inline void __native_flush_tlb_single(unsigned long addr)
  36. {
  37. asm volatile("invlpg (%0)" ::"r" (addr) : "memory");
  38. }
  39. static inline void __flush_tlb_all(void)
  40. {
  41. if (cpu_has_pge)
  42. __flush_tlb_global();
  43. else
  44. __flush_tlb();
  45. }
  46. static inline void __flush_tlb_one(unsigned long addr)
  47. {
  48. if (cpu_has_invlpg)
  49. __flush_tlb_single(addr);
  50. else
  51. __flush_tlb();
  52. }
  53. #define TLB_FLUSH_ALL -1UL
  54. /*
  55. * TLB flushing:
  56. *
  57. * - flush_tlb() flushes the current mm struct TLBs
  58. * - flush_tlb_all() flushes all processes TLBs
  59. * - flush_tlb_mm(mm) flushes the specified mm context TLB's
  60. * - flush_tlb_page(vma, vmaddr) flushes one page
  61. * - flush_tlb_range(vma, start, end) flushes a range of pages
  62. * - flush_tlb_kernel_range(start, end) flushes a range of kernel pages
  63. * - flush_tlb_others(cpumask, mm, va) flushes TLBs on other cpus
  64. *
  65. * ..but the i386 has somewhat limited tlb flushing capabilities,
  66. * and page-granular flushes are available only on i486 and up.
  67. *
  68. * x86-64 can only flush individual pages or full VMs. For a range flush
  69. * we always do the full VM. Might be worth trying if for a small
  70. * range a few INVLPGs in a row are a win.
  71. */
  72. #ifndef CONFIG_SMP
  73. #define flush_tlb() __flush_tlb()
  74. #define flush_tlb_all() __flush_tlb_all()
  75. #define local_flush_tlb() __flush_tlb()
  76. static inline void flush_tlb_mm(struct mm_struct *mm)
  77. {
  78. if (mm == current->active_mm)
  79. __flush_tlb();
  80. }
  81. static inline void flush_tlb_page(struct vm_area_struct *vma,
  82. unsigned long addr)
  83. {
  84. if (vma->vm_mm == current->active_mm)
  85. __flush_tlb_one(addr);
  86. }
  87. static inline void flush_tlb_range(struct vm_area_struct *vma,
  88. unsigned long start, unsigned long end)
  89. {
  90. if (vma->vm_mm == current->active_mm)
  91. __flush_tlb();
  92. }
  93. static inline void native_flush_tlb_others(const struct cpumask *cpumask,
  94. struct mm_struct *mm,
  95. unsigned long va)
  96. {
  97. }
  98. static inline void reset_lazy_tlbstate(void)
  99. {
  100. }
  101. #else /* SMP */
  102. #include <asm/smp.h>
  103. #define local_flush_tlb() __flush_tlb()
  104. extern void flush_tlb_all(void);
  105. extern void flush_tlb_current_task(void);
  106. extern void flush_tlb_mm(struct mm_struct *);
  107. extern void flush_tlb_page(struct vm_area_struct *, unsigned long);
  108. #define flush_tlb() flush_tlb_current_task()
  109. static inline void flush_tlb_range(struct vm_area_struct *vma,
  110. unsigned long start, unsigned long end)
  111. {
  112. flush_tlb_mm(vma->vm_mm);
  113. }
  114. void native_flush_tlb_others(const struct cpumask *cpumask,
  115. struct mm_struct *mm, unsigned long va);
  116. #define TLBSTATE_OK 1
  117. #define TLBSTATE_LAZY 2
  118. struct tlb_state {
  119. struct mm_struct *active_mm;
  120. int state;
  121. };
  122. DECLARE_PER_CPU_SHARED_ALIGNED(struct tlb_state, cpu_tlbstate);
  123. static inline void reset_lazy_tlbstate(void)
  124. {
  125. this_cpu_write(cpu_tlbstate.state, 0);
  126. this_cpu_write(cpu_tlbstate.active_mm, &init_mm);
  127. }
  128. #endif /* SMP */
  129. #ifndef CONFIG_PARAVIRT
  130. #define flush_tlb_others(mask, mm, va) native_flush_tlb_others(mask, mm, va)
  131. #endif
  132. static inline void flush_tlb_kernel_range(unsigned long start,
  133. unsigned long end)
  134. {
  135. flush_tlb_all();
  136. }
  137. #endif /* _ASM_X86_TLBFLUSH_H */