imx28-evk.dts 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. /*
  2. * Copyright 2012 Freescale Semiconductor, Inc.
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /dts-v1/;
  12. /include/ "imx28.dtsi"
  13. / {
  14. model = "Freescale i.MX28 Evaluation Kit";
  15. compatible = "fsl,imx28-evk", "fsl,imx28";
  16. memory {
  17. reg = <0x40000000 0x08000000>;
  18. };
  19. apb@80000000 {
  20. apbh@80000000 {
  21. gpmi-nand@8000c000 {
  22. pinctrl-names = "default";
  23. pinctrl-0 = <&gpmi_pins_a &gpmi_status_cfg>;
  24. status = "okay";
  25. };
  26. ssp0: ssp@80010000 {
  27. compatible = "fsl,imx28-mmc";
  28. pinctrl-names = "default";
  29. pinctrl-0 = <&mmc0_8bit_pins_a
  30. &mmc0_cd_cfg &mmc0_sck_cfg>;
  31. bus-width = <8>;
  32. wp-gpios = <&gpio2 12 0>;
  33. status = "okay";
  34. };
  35. ssp1: ssp@80012000 {
  36. compatible = "fsl,imx28-mmc";
  37. bus-width = <8>;
  38. wp-gpios = <&gpio0 28 0>;
  39. status = "okay";
  40. };
  41. pinctrl@80018000 {
  42. pinctrl-names = "default";
  43. pinctrl-0 = <&hog_pins_a>;
  44. hog_pins_a: hog-gpios@0 {
  45. reg = <0>;
  46. fsl,pinmux-ids = <
  47. 0x20d3 /* MX28_PAD_SSP1_CMD__GPIO_2_13 */
  48. 0x20f3 /* MX28_PAD_SSP1_DATA3__GPIO_2_15 */
  49. 0x40d3 /* MX28_PAD_ENET0_RX_CLK__GPIO_4_13 */
  50. 0x20c3 /* MX28_PAD_SSP1_SCK__GPIO_2_12 */
  51. 0x31c3 /* MX28_PAD_PWM3__GPIO_3_28 */
  52. 0x31e3 /* MX28_PAD_LCD_RESET__GPIO_3_30 */
  53. 0x3053 /* MX28_PAD_AUART1_TX__GPIO_3_5 */
  54. >;
  55. fsl,drive-strength = <0>;
  56. fsl,voltage = <1>;
  57. fsl,pull-up = <0>;
  58. };
  59. };
  60. };
  61. apbx@80040000 {
  62. saif0: saif@80042000 {
  63. pinctrl-names = "default";
  64. pinctrl-0 = <&saif0_pins_a>;
  65. status = "okay";
  66. };
  67. saif1: saif@80046000 {
  68. pinctrl-names = "default";
  69. pinctrl-0 = <&saif1_pins_a>;
  70. fsl,saif-master = <&saif0>;
  71. status = "okay";
  72. };
  73. i2c0: i2c@80058000 {
  74. pinctrl-names = "default";
  75. pinctrl-0 = <&i2c0_pins_a>;
  76. status = "okay";
  77. sgtl5000: codec@0a {
  78. compatible = "fsl,sgtl5000";
  79. reg = <0x0a>;
  80. VDDA-supply = <&reg_3p3v>;
  81. VDDIO-supply = <&reg_3p3v>;
  82. };
  83. };
  84. duart: serial@80074000 {
  85. pinctrl-names = "default";
  86. pinctrl-0 = <&duart_pins_a>;
  87. status = "okay";
  88. };
  89. auart0: serial@8006a000 {
  90. pinctrl-names = "default";
  91. pinctrl-0 = <&auart0_pins_a>;
  92. status = "okay";
  93. };
  94. auart3: serial@80070000 {
  95. pinctrl-names = "default";
  96. pinctrl-0 = <&auart3_pins_a>;
  97. status = "okay";
  98. };
  99. };
  100. };
  101. ahb@80080000 {
  102. mac0: ethernet@800f0000 {
  103. phy-mode = "rmii";
  104. pinctrl-names = "default";
  105. pinctrl-0 = <&mac0_pins_a>;
  106. status = "okay";
  107. };
  108. mac1: ethernet@800f4000 {
  109. phy-mode = "rmii";
  110. pinctrl-names = "default";
  111. pinctrl-0 = <&mac1_pins_a>;
  112. status = "okay";
  113. };
  114. };
  115. regulators {
  116. compatible = "simple-bus";
  117. reg_3p3v: 3p3v {
  118. compatible = "regulator-fixed";
  119. regulator-name = "3P3V";
  120. regulator-min-microvolt = <3300000>;
  121. regulator-max-microvolt = <3300000>;
  122. regulator-always-on;
  123. };
  124. };
  125. sound {
  126. compatible = "fsl,imx28-evk-sgtl5000",
  127. "fsl,mxs-audio-sgtl5000";
  128. model = "imx28-evk-sgtl5000";
  129. saif-controllers = <&saif0 &saif1>;
  130. audio-codec = <&sgtl5000>;
  131. };
  132. };