fsl-esdhc.txt 1.1 KB

12345678910111213141516171819202122232425262728293031
  1. * Freescale Enhanced Secure Digital Host Controller (eSDHC)
  2. The Enhanced Secure Digital Host Controller provides an interface
  3. for MMC, SD, and SDIO types of memory cards.
  4. Required properties:
  5. - compatible : should be
  6. "fsl,<chip>-esdhc", "fsl,esdhc"
  7. - reg : should contain eSDHC registers location and length.
  8. - interrupts : should contain eSDHC interrupt.
  9. - interrupt-parent : interrupt source phandle.
  10. - clock-frequency : specifies eSDHC base clock frequency.
  11. - sdhci,wp-inverted : (optional) specifies that eSDHC controller
  12. reports inverted write-protect state; New devices should use
  13. the generic "wp-inverted" property.
  14. - sdhci,1-bit-only : (optional) specifies that a controller can
  15. only handle 1-bit data transfers. New devices should use the
  16. generic "bus-width = <1>" property.
  17. - sdhci,auto-cmd12: (optional) specifies that a controller can
  18. only handle auto CMD12.
  19. Example:
  20. sdhci@2e000 {
  21. compatible = "fsl,mpc8378-esdhc", "fsl,esdhc";
  22. reg = <0x2e000 0x1000>;
  23. interrupts = <42 0x8>;
  24. interrupt-parent = <&ipic>;
  25. /* Filled in by U-Boot */
  26. clock-frequency = <0>;
  27. };