solos-pci.c 34 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352
  1. /*
  2. * Driver for the Solos PCI ADSL2+ card, designed to support Linux by
  3. * Traverse Technologies -- http://www.traverse.com.au/
  4. * Xrio Limited -- http://www.xrio.com/
  5. *
  6. *
  7. * Copyright © 2008 Traverse Technologies
  8. * Copyright © 2008 Intel Corporation
  9. *
  10. * Authors: Nathan Williams <nathan@traverse.com.au>
  11. * David Woodhouse <dwmw2@infradead.org>
  12. * Treker Chen <treker@xrio.com>
  13. *
  14. * This program is free software; you can redistribute it and/or
  15. * modify it under the terms of the GNU General Public License
  16. * version 2, as published by the Free Software Foundation.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. */
  23. #define DEBUG
  24. #define VERBOSE_DEBUG
  25. #include <linux/interrupt.h>
  26. #include <linux/module.h>
  27. #include <linux/kernel.h>
  28. #include <linux/errno.h>
  29. #include <linux/ioport.h>
  30. #include <linux/types.h>
  31. #include <linux/pci.h>
  32. #include <linux/atm.h>
  33. #include <linux/atmdev.h>
  34. #include <linux/skbuff.h>
  35. #include <linux/sysfs.h>
  36. #include <linux/device.h>
  37. #include <linux/kobject.h>
  38. #include <linux/firmware.h>
  39. #include <linux/ctype.h>
  40. #include <linux/swab.h>
  41. #define VERSION "0.07"
  42. #define PTAG "solos-pci"
  43. #define CONFIG_RAM_SIZE 128
  44. #define FLAGS_ADDR 0x7C
  45. #define IRQ_EN_ADDR 0x78
  46. #define FPGA_VER 0x74
  47. #define IRQ_CLEAR 0x70
  48. #define WRITE_FLASH 0x6C
  49. #define PORTS 0x68
  50. #define FLASH_BLOCK 0x64
  51. #define FLASH_BUSY 0x60
  52. #define FPGA_MODE 0x5C
  53. #define FLASH_MODE 0x58
  54. #define TX_DMA_ADDR(port) (0x40 + (4 * (port)))
  55. #define RX_DMA_ADDR(port) (0x30 + (4 * (port)))
  56. #define DATA_RAM_SIZE 32768
  57. #define BUF_SIZE 2048
  58. #define OLD_BUF_SIZE 4096 /* For FPGA versions <= 2*/
  59. #define FPGA_PAGE 528 /* FPGA flash page size*/
  60. #define SOLOS_PAGE 512 /* Solos flash page size*/
  61. #define FPGA_BLOCK (FPGA_PAGE * 8) /* FPGA flash block size*/
  62. #define SOLOS_BLOCK (SOLOS_PAGE * 8) /* Solos flash block size*/
  63. #define RX_BUF(card, nr) ((card->buffers) + (nr)*(card->buffer_size)*2)
  64. #define TX_BUF(card, nr) ((card->buffers) + (nr)*(card->buffer_size)*2 + (card->buffer_size))
  65. #define FLASH_BUF ((card->buffers) + 4*(card->buffer_size)*2)
  66. #define RX_DMA_SIZE 2048
  67. #define FPGA_VERSION(a,b) (((a) << 8) + (b))
  68. #define LEGACY_BUFFERS 2
  69. #define DMA_SUPPORTED 4
  70. static int reset = 0;
  71. static int atmdebug = 0;
  72. static int firmware_upgrade = 0;
  73. static int fpga_upgrade = 0;
  74. static int db_firmware_upgrade = 0;
  75. static int db_fpga_upgrade = 0;
  76. struct pkt_hdr {
  77. __le16 size;
  78. __le16 vpi;
  79. __le16 vci;
  80. __le16 type;
  81. };
  82. struct solos_skb_cb {
  83. struct atm_vcc *vcc;
  84. uint32_t dma_addr;
  85. };
  86. #define SKB_CB(skb) ((struct solos_skb_cb *)skb->cb)
  87. #define PKT_DATA 0
  88. #define PKT_COMMAND 1
  89. #define PKT_POPEN 3
  90. #define PKT_PCLOSE 4
  91. #define PKT_STATUS 5
  92. struct solos_card {
  93. void __iomem *config_regs;
  94. void __iomem *buffers;
  95. int nr_ports;
  96. int tx_mask;
  97. struct pci_dev *dev;
  98. struct atm_dev *atmdev[4];
  99. struct tasklet_struct tlet;
  100. spinlock_t tx_lock;
  101. spinlock_t tx_queue_lock;
  102. spinlock_t cli_queue_lock;
  103. spinlock_t param_queue_lock;
  104. struct list_head param_queue;
  105. struct sk_buff_head tx_queue[4];
  106. struct sk_buff_head cli_queue[4];
  107. struct sk_buff *tx_skb[4];
  108. struct sk_buff *rx_skb[4];
  109. wait_queue_head_t param_wq;
  110. wait_queue_head_t fw_wq;
  111. int using_dma;
  112. int fpga_version;
  113. int buffer_size;
  114. };
  115. struct solos_param {
  116. struct list_head list;
  117. pid_t pid;
  118. int port;
  119. struct sk_buff *response;
  120. };
  121. #define SOLOS_CHAN(atmdev) ((int)(unsigned long)(atmdev)->phy_data)
  122. MODULE_AUTHOR("Traverse Technologies <support@traverse.com.au>");
  123. MODULE_DESCRIPTION("Solos PCI driver");
  124. MODULE_VERSION(VERSION);
  125. MODULE_LICENSE("GPL");
  126. MODULE_PARM_DESC(reset, "Reset Solos chips on startup");
  127. MODULE_PARM_DESC(atmdebug, "Print ATM data");
  128. MODULE_PARM_DESC(firmware_upgrade, "Initiate Solos firmware upgrade");
  129. MODULE_PARM_DESC(fpga_upgrade, "Initiate FPGA upgrade");
  130. MODULE_PARM_DESC(db_firmware_upgrade, "Initiate daughter board Solos firmware upgrade");
  131. MODULE_PARM_DESC(db_fpga_upgrade, "Initiate daughter board FPGA upgrade");
  132. module_param(reset, int, 0444);
  133. module_param(atmdebug, int, 0644);
  134. module_param(firmware_upgrade, int, 0444);
  135. module_param(fpga_upgrade, int, 0444);
  136. module_param(db_firmware_upgrade, int, 0444);
  137. module_param(db_fpga_upgrade, int, 0444);
  138. static void fpga_queue(struct solos_card *card, int port, struct sk_buff *skb,
  139. struct atm_vcc *vcc);
  140. static uint32_t fpga_tx(struct solos_card *);
  141. static irqreturn_t solos_irq(int irq, void *dev_id);
  142. static struct atm_vcc* find_vcc(struct atm_dev *dev, short vpi, int vci);
  143. static int list_vccs(int vci);
  144. static void release_vccs(struct atm_dev *dev);
  145. static int atm_init(struct solos_card *);
  146. static void atm_remove(struct solos_card *);
  147. static int send_command(struct solos_card *card, int dev, const char *buf, size_t size);
  148. static void solos_bh(unsigned long);
  149. static int print_buffer(struct sk_buff *buf);
  150. static inline void solos_pop(struct atm_vcc *vcc, struct sk_buff *skb)
  151. {
  152. if (vcc->pop)
  153. vcc->pop(vcc, skb);
  154. else
  155. dev_kfree_skb_any(skb);
  156. }
  157. static ssize_t solos_param_show(struct device *dev, struct device_attribute *attr,
  158. char *buf)
  159. {
  160. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  161. struct solos_card *card = atmdev->dev_data;
  162. struct solos_param prm;
  163. struct sk_buff *skb;
  164. struct pkt_hdr *header;
  165. int buflen;
  166. buflen = strlen(attr->attr.name) + 10;
  167. skb = alloc_skb(sizeof(*header) + buflen, GFP_KERNEL);
  168. if (!skb) {
  169. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in solos_param_show()\n");
  170. return -ENOMEM;
  171. }
  172. header = (void *)skb_put(skb, sizeof(*header));
  173. buflen = snprintf((void *)&header[1], buflen - 1,
  174. "L%05d\n%s\n", current->pid, attr->attr.name);
  175. skb_put(skb, buflen);
  176. header->size = cpu_to_le16(buflen);
  177. header->vpi = cpu_to_le16(0);
  178. header->vci = cpu_to_le16(0);
  179. header->type = cpu_to_le16(PKT_COMMAND);
  180. prm.pid = current->pid;
  181. prm.response = NULL;
  182. prm.port = SOLOS_CHAN(atmdev);
  183. spin_lock_irq(&card->param_queue_lock);
  184. list_add(&prm.list, &card->param_queue);
  185. spin_unlock_irq(&card->param_queue_lock);
  186. fpga_queue(card, prm.port, skb, NULL);
  187. wait_event_timeout(card->param_wq, prm.response, 5 * HZ);
  188. spin_lock_irq(&card->param_queue_lock);
  189. list_del(&prm.list);
  190. spin_unlock_irq(&card->param_queue_lock);
  191. if (!prm.response)
  192. return -EIO;
  193. buflen = prm.response->len;
  194. memcpy(buf, prm.response->data, buflen);
  195. kfree_skb(prm.response);
  196. return buflen;
  197. }
  198. static ssize_t solos_param_store(struct device *dev, struct device_attribute *attr,
  199. const char *buf, size_t count)
  200. {
  201. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  202. struct solos_card *card = atmdev->dev_data;
  203. struct solos_param prm;
  204. struct sk_buff *skb;
  205. struct pkt_hdr *header;
  206. int buflen;
  207. ssize_t ret;
  208. buflen = strlen(attr->attr.name) + 11 + count;
  209. skb = alloc_skb(sizeof(*header) + buflen, GFP_KERNEL);
  210. if (!skb) {
  211. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in solos_param_store()\n");
  212. return -ENOMEM;
  213. }
  214. header = (void *)skb_put(skb, sizeof(*header));
  215. buflen = snprintf((void *)&header[1], buflen - 1,
  216. "L%05d\n%s\n%s\n", current->pid, attr->attr.name, buf);
  217. skb_put(skb, buflen);
  218. header->size = cpu_to_le16(buflen);
  219. header->vpi = cpu_to_le16(0);
  220. header->vci = cpu_to_le16(0);
  221. header->type = cpu_to_le16(PKT_COMMAND);
  222. prm.pid = current->pid;
  223. prm.response = NULL;
  224. prm.port = SOLOS_CHAN(atmdev);
  225. spin_lock_irq(&card->param_queue_lock);
  226. list_add(&prm.list, &card->param_queue);
  227. spin_unlock_irq(&card->param_queue_lock);
  228. fpga_queue(card, prm.port, skb, NULL);
  229. wait_event_timeout(card->param_wq, prm.response, 5 * HZ);
  230. spin_lock_irq(&card->param_queue_lock);
  231. list_del(&prm.list);
  232. spin_unlock_irq(&card->param_queue_lock);
  233. skb = prm.response;
  234. if (!skb)
  235. return -EIO;
  236. buflen = skb->len;
  237. /* Sometimes it has a newline, sometimes it doesn't. */
  238. if (skb->data[buflen - 1] == '\n')
  239. buflen--;
  240. if (buflen == 2 && !strncmp(skb->data, "OK", 2))
  241. ret = count;
  242. else if (buflen == 5 && !strncmp(skb->data, "ERROR", 5))
  243. ret = -EIO;
  244. else {
  245. /* We know we have enough space allocated for this; we allocated
  246. it ourselves */
  247. skb->data[buflen] = 0;
  248. dev_warn(&card->dev->dev, "Unexpected parameter response: '%s'\n",
  249. skb->data);
  250. ret = -EIO;
  251. }
  252. kfree_skb(skb);
  253. return ret;
  254. }
  255. static char *next_string(struct sk_buff *skb)
  256. {
  257. int i = 0;
  258. char *this = skb->data;
  259. for (i = 0; i < skb->len; i++) {
  260. if (this[i] == '\n') {
  261. this[i] = 0;
  262. skb_pull(skb, i + 1);
  263. return this;
  264. }
  265. if (!isprint(this[i]))
  266. return NULL;
  267. }
  268. return NULL;
  269. }
  270. /*
  271. * Status packet has fields separated by \n, starting with a version number
  272. * for the information therein. Fields are....
  273. *
  274. * packet version
  275. * RxBitRate (version >= 1)
  276. * TxBitRate (version >= 1)
  277. * State (version >= 1)
  278. * LocalSNRMargin (version >= 1)
  279. * LocalLineAttn (version >= 1)
  280. */
  281. static int process_status(struct solos_card *card, int port, struct sk_buff *skb)
  282. {
  283. char *str, *end, *state_str, *snr, *attn;
  284. int ver, rate_up, rate_down;
  285. if (!card->atmdev[port])
  286. return -ENODEV;
  287. str = next_string(skb);
  288. if (!str)
  289. return -EIO;
  290. ver = simple_strtol(str, NULL, 10);
  291. if (ver < 1) {
  292. dev_warn(&card->dev->dev, "Unexpected status interrupt version %d\n",
  293. ver);
  294. return -EIO;
  295. }
  296. str = next_string(skb);
  297. if (!str)
  298. return -EIO;
  299. if (!strcmp(str, "ERROR")) {
  300. dev_dbg(&card->dev->dev, "Status packet indicated Solos error on port %d (starting up?)\n",
  301. port);
  302. return 0;
  303. }
  304. rate_down = simple_strtol(str, &end, 10);
  305. if (*end)
  306. return -EIO;
  307. str = next_string(skb);
  308. if (!str)
  309. return -EIO;
  310. rate_up = simple_strtol(str, &end, 10);
  311. if (*end)
  312. return -EIO;
  313. state_str = next_string(skb);
  314. if (!state_str)
  315. return -EIO;
  316. /* Anything but 'Showtime' is down */
  317. if (strcmp(state_str, "Showtime")) {
  318. card->atmdev[port]->signal = ATM_PHY_SIG_LOST;
  319. release_vccs(card->atmdev[port]);
  320. dev_info(&card->dev->dev, "Port %d: %s\n", port, state_str);
  321. return 0;
  322. }
  323. snr = next_string(skb);
  324. if (!snr)
  325. return -EIO;
  326. attn = next_string(skb);
  327. if (!attn)
  328. return -EIO;
  329. dev_info(&card->dev->dev, "Port %d: %s @%d/%d kb/s%s%s%s%s\n",
  330. port, state_str, rate_down/1000, rate_up/1000,
  331. snr[0]?", SNR ":"", snr, attn[0]?", Attn ":"", attn);
  332. card->atmdev[port]->link_rate = rate_down / 424;
  333. card->atmdev[port]->signal = ATM_PHY_SIG_FOUND;
  334. return 0;
  335. }
  336. static int process_command(struct solos_card *card, int port, struct sk_buff *skb)
  337. {
  338. struct solos_param *prm;
  339. unsigned long flags;
  340. int cmdpid;
  341. int found = 0;
  342. if (skb->len < 7)
  343. return 0;
  344. if (skb->data[0] != 'L' || !isdigit(skb->data[1]) ||
  345. !isdigit(skb->data[2]) || !isdigit(skb->data[3]) ||
  346. !isdigit(skb->data[4]) || !isdigit(skb->data[5]) ||
  347. skb->data[6] != '\n')
  348. return 0;
  349. cmdpid = simple_strtol(&skb->data[1], NULL, 10);
  350. spin_lock_irqsave(&card->param_queue_lock, flags);
  351. list_for_each_entry(prm, &card->param_queue, list) {
  352. if (prm->port == port && prm->pid == cmdpid) {
  353. prm->response = skb;
  354. skb_pull(skb, 7);
  355. wake_up(&card->param_wq);
  356. found = 1;
  357. break;
  358. }
  359. }
  360. spin_unlock_irqrestore(&card->param_queue_lock, flags);
  361. return found;
  362. }
  363. static ssize_t console_show(struct device *dev, struct device_attribute *attr,
  364. char *buf)
  365. {
  366. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  367. struct solos_card *card = atmdev->dev_data;
  368. struct sk_buff *skb;
  369. spin_lock(&card->cli_queue_lock);
  370. skb = skb_dequeue(&card->cli_queue[SOLOS_CHAN(atmdev)]);
  371. spin_unlock(&card->cli_queue_lock);
  372. if(skb == NULL)
  373. return sprintf(buf, "No data.\n");
  374. memcpy(buf, skb->data, skb->len);
  375. dev_dbg(&card->dev->dev, "len: %d\n", skb->len);
  376. kfree_skb(skb);
  377. return skb->len;
  378. }
  379. static int send_command(struct solos_card *card, int dev, const char *buf, size_t size)
  380. {
  381. struct sk_buff *skb;
  382. struct pkt_hdr *header;
  383. if (size > (BUF_SIZE - sizeof(*header))) {
  384. dev_dbg(&card->dev->dev, "Command is too big. Dropping request\n");
  385. return 0;
  386. }
  387. skb = alloc_skb(size + sizeof(*header), GFP_ATOMIC);
  388. if (!skb) {
  389. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in send_command()\n");
  390. return 0;
  391. }
  392. header = (void *)skb_put(skb, sizeof(*header));
  393. header->size = cpu_to_le16(size);
  394. header->vpi = cpu_to_le16(0);
  395. header->vci = cpu_to_le16(0);
  396. header->type = cpu_to_le16(PKT_COMMAND);
  397. memcpy(skb_put(skb, size), buf, size);
  398. fpga_queue(card, dev, skb, NULL);
  399. return 0;
  400. }
  401. static ssize_t console_store(struct device *dev, struct device_attribute *attr,
  402. const char *buf, size_t count)
  403. {
  404. struct atm_dev *atmdev = container_of(dev, struct atm_dev, class_dev);
  405. struct solos_card *card = atmdev->dev_data;
  406. int err;
  407. err = send_command(card, SOLOS_CHAN(atmdev), buf, count);
  408. return err?:count;
  409. }
  410. static DEVICE_ATTR(console, 0644, console_show, console_store);
  411. #define SOLOS_ATTR_RO(x) static DEVICE_ATTR(x, 0444, solos_param_show, NULL);
  412. #define SOLOS_ATTR_RW(x) static DEVICE_ATTR(x, 0644, solos_param_show, solos_param_store);
  413. #include "solos-attrlist.c"
  414. #undef SOLOS_ATTR_RO
  415. #undef SOLOS_ATTR_RW
  416. #define SOLOS_ATTR_RO(x) &dev_attr_##x.attr,
  417. #define SOLOS_ATTR_RW(x) &dev_attr_##x.attr,
  418. static struct attribute *solos_attrs[] = {
  419. #include "solos-attrlist.c"
  420. NULL
  421. };
  422. static struct attribute_group solos_attr_group = {
  423. .attrs = solos_attrs,
  424. .name = "parameters",
  425. };
  426. static int flash_upgrade(struct solos_card *card, int chip)
  427. {
  428. const struct firmware *fw;
  429. const char *fw_name;
  430. uint32_t data32 = 0;
  431. int blocksize = 0;
  432. int numblocks = 0;
  433. int offset;
  434. if (chip == 0) {
  435. fw_name = "solos-FPGA.bin";
  436. blocksize = FPGA_BLOCK;
  437. }
  438. if (chip == 1) {
  439. fw_name = "solos-Firmware.bin";
  440. blocksize = SOLOS_BLOCK;
  441. }
  442. if (chip == 2){
  443. if (card->fpga_version > LEGACY_BUFFERS){
  444. fw_name = "solos-db-FPGA.bin";
  445. blocksize = FPGA_BLOCK;
  446. } else {
  447. dev_info(&card->dev->dev, "FPGA version doesn't support daughter board upgrades\n");
  448. return -EPERM;
  449. }
  450. }
  451. if (chip == 3){
  452. if (card->fpga_version > LEGACY_BUFFERS){
  453. fw_name = "solos-Firmware.bin";
  454. blocksize = SOLOS_BLOCK;
  455. } else {
  456. dev_info(&card->dev->dev, "FPGA version doesn't support daughter board upgrades\n");
  457. return -EPERM;
  458. }
  459. }
  460. if (request_firmware(&fw, fw_name, &card->dev->dev))
  461. return -ENOENT;
  462. dev_info(&card->dev->dev, "Flash upgrade starting\n");
  463. numblocks = fw->size / blocksize;
  464. dev_info(&card->dev->dev, "Firmware size: %zd\n", fw->size);
  465. dev_info(&card->dev->dev, "Number of blocks: %d\n", numblocks);
  466. dev_info(&card->dev->dev, "Changing FPGA to Update mode\n");
  467. iowrite32(1, card->config_regs + FPGA_MODE);
  468. data32 = ioread32(card->config_regs + FPGA_MODE);
  469. /* Set mode to Chip Erase */
  470. if(chip == 0 || chip == 2)
  471. dev_info(&card->dev->dev, "Set FPGA Flash mode to FPGA Chip Erase\n");
  472. if(chip == 1 || chip == 3)
  473. dev_info(&card->dev->dev, "Set FPGA Flash mode to Solos Chip Erase\n");
  474. iowrite32((chip * 2), card->config_regs + FLASH_MODE);
  475. iowrite32(1, card->config_regs + WRITE_FLASH);
  476. wait_event(card->fw_wq, !ioread32(card->config_regs + FLASH_BUSY));
  477. for (offset = 0; offset < fw->size; offset += blocksize) {
  478. int i;
  479. /* Clear write flag */
  480. iowrite32(0, card->config_regs + WRITE_FLASH);
  481. /* Set mode to Block Write */
  482. /* dev_info(&card->dev->dev, "Set FPGA Flash mode to Block Write\n"); */
  483. iowrite32(((chip * 2) + 1), card->config_regs + FLASH_MODE);
  484. /* Copy block to buffer, swapping each 16 bits */
  485. for(i = 0; i < blocksize; i += 4) {
  486. uint32_t word = swahb32p((uint32_t *)(fw->data + offset + i));
  487. if(card->fpga_version > LEGACY_BUFFERS)
  488. iowrite32(word, FLASH_BUF + i);
  489. else
  490. iowrite32(word, RX_BUF(card, 3) + i);
  491. }
  492. /* Specify block number and then trigger flash write */
  493. iowrite32(offset / blocksize, card->config_regs + FLASH_BLOCK);
  494. iowrite32(1, card->config_regs + WRITE_FLASH);
  495. wait_event(card->fw_wq, !ioread32(card->config_regs + FLASH_BUSY));
  496. }
  497. release_firmware(fw);
  498. iowrite32(0, card->config_regs + WRITE_FLASH);
  499. iowrite32(0, card->config_regs + FPGA_MODE);
  500. iowrite32(0, card->config_regs + FLASH_MODE);
  501. dev_info(&card->dev->dev, "Returning FPGA to Data mode\n");
  502. return 0;
  503. }
  504. static irqreturn_t solos_irq(int irq, void *dev_id)
  505. {
  506. struct solos_card *card = dev_id;
  507. int handled = 1;
  508. iowrite32(0, card->config_regs + IRQ_CLEAR);
  509. /* If we're up and running, just kick the tasklet to process TX/RX */
  510. if (card->atmdev[0])
  511. tasklet_schedule(&card->tlet);
  512. else
  513. wake_up(&card->fw_wq);
  514. return IRQ_RETVAL(handled);
  515. }
  516. void solos_bh(unsigned long card_arg)
  517. {
  518. struct solos_card *card = (void *)card_arg;
  519. uint32_t card_flags;
  520. uint32_t rx_done = 0;
  521. int port;
  522. /*
  523. * Since fpga_tx() is going to need to read the flags under its lock,
  524. * it can return them to us so that we don't have to hit PCI MMIO
  525. * again for the same information
  526. */
  527. card_flags = fpga_tx(card);
  528. for (port = 0; port < card->nr_ports; port++) {
  529. if (card_flags & (0x10 << port)) {
  530. struct pkt_hdr _hdr, *header;
  531. struct sk_buff *skb;
  532. struct atm_vcc *vcc;
  533. int size;
  534. if (card->using_dma) {
  535. skb = card->rx_skb[port];
  536. card->rx_skb[port] = NULL;
  537. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  538. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  539. header = (void *)skb->data;
  540. size = le16_to_cpu(header->size);
  541. skb_put(skb, size + sizeof(*header));
  542. skb_pull(skb, sizeof(*header));
  543. } else {
  544. header = &_hdr;
  545. rx_done |= 0x10 << port;
  546. memcpy_fromio(header, RX_BUF(card, port), sizeof(*header));
  547. size = le16_to_cpu(header->size);
  548. if (size > (card->buffer_size - sizeof(*header))){
  549. dev_warn(&card->dev->dev, "Invalid buffer size\n");
  550. continue;
  551. }
  552. skb = alloc_skb(size + 1, GFP_ATOMIC);
  553. if (!skb) {
  554. if (net_ratelimit())
  555. dev_warn(&card->dev->dev, "Failed to allocate sk_buff for RX\n");
  556. continue;
  557. }
  558. memcpy_fromio(skb_put(skb, size),
  559. RX_BUF(card, port) + sizeof(*header),
  560. size);
  561. }
  562. if (atmdebug) {
  563. dev_info(&card->dev->dev, "Received: device %d\n", port);
  564. dev_info(&card->dev->dev, "size: %d VPI: %d VCI: %d\n",
  565. size, le16_to_cpu(header->vpi),
  566. le16_to_cpu(header->vci));
  567. print_buffer(skb);
  568. }
  569. switch (le16_to_cpu(header->type)) {
  570. case PKT_DATA:
  571. vcc = find_vcc(card->atmdev[port], le16_to_cpu(header->vpi),
  572. le16_to_cpu(header->vci));
  573. if (!vcc) {
  574. if (net_ratelimit())
  575. dev_warn(&card->dev->dev, "Received packet for unknown VCI.VPI %d.%d on port %d\n",
  576. le16_to_cpu(header->vci), le16_to_cpu(header->vpi),
  577. port);
  578. continue;
  579. }
  580. atm_charge(vcc, skb->truesize);
  581. vcc->push(vcc, skb);
  582. atomic_inc(&vcc->stats->rx);
  583. break;
  584. case PKT_STATUS:
  585. if (process_status(card, port, skb) &&
  586. net_ratelimit()) {
  587. dev_warn(&card->dev->dev, "Bad status packet of %d bytes on port %d:\n", skb->len, port);
  588. print_buffer(skb);
  589. }
  590. dev_kfree_skb_any(skb);
  591. break;
  592. case PKT_COMMAND:
  593. default: /* FIXME: Not really, surely? */
  594. if (process_command(card, port, skb))
  595. break;
  596. spin_lock(&card->cli_queue_lock);
  597. if (skb_queue_len(&card->cli_queue[port]) > 10) {
  598. if (net_ratelimit())
  599. dev_warn(&card->dev->dev, "Dropping console response on port %d\n",
  600. port);
  601. dev_kfree_skb_any(skb);
  602. } else
  603. skb_queue_tail(&card->cli_queue[port], skb);
  604. spin_unlock(&card->cli_queue_lock);
  605. break;
  606. }
  607. }
  608. /* Allocate RX skbs for any ports which need them */
  609. if (card->using_dma && card->atmdev[port] &&
  610. !card->rx_skb[port]) {
  611. struct sk_buff *skb = alloc_skb(RX_DMA_SIZE, GFP_ATOMIC);
  612. if (skb) {
  613. SKB_CB(skb)->dma_addr =
  614. pci_map_single(card->dev, skb->data,
  615. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  616. iowrite32(SKB_CB(skb)->dma_addr,
  617. card->config_regs + RX_DMA_ADDR(port));
  618. card->rx_skb[port] = skb;
  619. } else {
  620. if (net_ratelimit())
  621. dev_warn(&card->dev->dev, "Failed to allocate RX skb");
  622. /* We'll have to try again later */
  623. tasklet_schedule(&card->tlet);
  624. }
  625. }
  626. }
  627. if (rx_done)
  628. iowrite32(rx_done, card->config_regs + FLAGS_ADDR);
  629. return;
  630. }
  631. static struct atm_vcc *find_vcc(struct atm_dev *dev, short vpi, int vci)
  632. {
  633. struct hlist_head *head;
  634. struct atm_vcc *vcc = NULL;
  635. struct hlist_node *node;
  636. struct sock *s;
  637. read_lock(&vcc_sklist_lock);
  638. head = &vcc_hash[vci & (VCC_HTABLE_SIZE -1)];
  639. sk_for_each(s, node, head) {
  640. vcc = atm_sk(s);
  641. if (vcc->dev == dev && vcc->vci == vci &&
  642. vcc->vpi == vpi && vcc->qos.rxtp.traffic_class != ATM_NONE)
  643. goto out;
  644. }
  645. vcc = NULL;
  646. out:
  647. read_unlock(&vcc_sklist_lock);
  648. return vcc;
  649. }
  650. static int list_vccs(int vci)
  651. {
  652. struct hlist_head *head;
  653. struct atm_vcc *vcc;
  654. struct hlist_node *node;
  655. struct sock *s;
  656. int num_found = 0;
  657. int i;
  658. read_lock(&vcc_sklist_lock);
  659. if (vci != 0){
  660. head = &vcc_hash[vci & (VCC_HTABLE_SIZE -1)];
  661. sk_for_each(s, node, head) {
  662. num_found ++;
  663. vcc = atm_sk(s);
  664. printk(KERN_DEBUG "Device: %d Vpi: %d Vci: %d\n",
  665. vcc->dev->number,
  666. vcc->vpi,
  667. vcc->vci);
  668. }
  669. } else {
  670. for(i = 0; i < VCC_HTABLE_SIZE; i++){
  671. head = &vcc_hash[i];
  672. sk_for_each(s, node, head) {
  673. num_found ++;
  674. vcc = atm_sk(s);
  675. printk(KERN_DEBUG "Device: %d Vpi: %d Vci: %d\n",
  676. vcc->dev->number,
  677. vcc->vpi,
  678. vcc->vci);
  679. }
  680. }
  681. }
  682. read_unlock(&vcc_sklist_lock);
  683. return num_found;
  684. }
  685. static void release_vccs(struct atm_dev *dev)
  686. {
  687. int i;
  688. write_lock_irq(&vcc_sklist_lock);
  689. for (i = 0; i < VCC_HTABLE_SIZE; i++) {
  690. struct hlist_head *head = &vcc_hash[i];
  691. struct hlist_node *node, *tmp;
  692. struct sock *s;
  693. struct atm_vcc *vcc;
  694. sk_for_each_safe(s, node, tmp, head) {
  695. vcc = atm_sk(s);
  696. if (vcc->dev == dev) {
  697. vcc_release_async(vcc, -EPIPE);
  698. sk_del_node_init(s);
  699. }
  700. }
  701. }
  702. write_unlock_irq(&vcc_sklist_lock);
  703. }
  704. static int popen(struct atm_vcc *vcc)
  705. {
  706. struct solos_card *card = vcc->dev->dev_data;
  707. struct sk_buff *skb;
  708. struct pkt_hdr *header;
  709. if (vcc->qos.aal != ATM_AAL5) {
  710. dev_warn(&card->dev->dev, "Unsupported ATM type %d\n",
  711. vcc->qos.aal);
  712. return -EINVAL;
  713. }
  714. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  715. if (!skb && net_ratelimit()) {
  716. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in popen()\n");
  717. return -ENOMEM;
  718. }
  719. header = (void *)skb_put(skb, sizeof(*header));
  720. header->size = cpu_to_le16(0);
  721. header->vpi = cpu_to_le16(vcc->vpi);
  722. header->vci = cpu_to_le16(vcc->vci);
  723. header->type = cpu_to_le16(PKT_POPEN);
  724. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, NULL);
  725. set_bit(ATM_VF_ADDR, &vcc->flags);
  726. set_bit(ATM_VF_READY, &vcc->flags);
  727. list_vccs(0);
  728. return 0;
  729. }
  730. static void pclose(struct atm_vcc *vcc)
  731. {
  732. struct solos_card *card = vcc->dev->dev_data;
  733. struct sk_buff *skb;
  734. struct pkt_hdr *header;
  735. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  736. if (!skb) {
  737. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in pclose()\n");
  738. return;
  739. }
  740. header = (void *)skb_put(skb, sizeof(*header));
  741. header->size = cpu_to_le16(0);
  742. header->vpi = cpu_to_le16(vcc->vpi);
  743. header->vci = cpu_to_le16(vcc->vci);
  744. header->type = cpu_to_le16(PKT_PCLOSE);
  745. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, NULL);
  746. clear_bit(ATM_VF_ADDR, &vcc->flags);
  747. clear_bit(ATM_VF_READY, &vcc->flags);
  748. return;
  749. }
  750. static int print_buffer(struct sk_buff *buf)
  751. {
  752. int len,i;
  753. char msg[500];
  754. char item[10];
  755. len = buf->len;
  756. for (i = 0; i < len; i++){
  757. if(i % 8 == 0)
  758. sprintf(msg, "%02X: ", i);
  759. sprintf(item,"%02X ",*(buf->data + i));
  760. strcat(msg, item);
  761. if(i % 8 == 7) {
  762. sprintf(item, "\n");
  763. strcat(msg, item);
  764. printk(KERN_DEBUG "%s", msg);
  765. }
  766. }
  767. if (i % 8 != 0) {
  768. sprintf(item, "\n");
  769. strcat(msg, item);
  770. printk(KERN_DEBUG "%s", msg);
  771. }
  772. printk(KERN_DEBUG "\n");
  773. return 0;
  774. }
  775. static void fpga_queue(struct solos_card *card, int port, struct sk_buff *skb,
  776. struct atm_vcc *vcc)
  777. {
  778. int old_len;
  779. unsigned long flags;
  780. SKB_CB(skb)->vcc = vcc;
  781. spin_lock_irqsave(&card->tx_queue_lock, flags);
  782. old_len = skb_queue_len(&card->tx_queue[port]);
  783. skb_queue_tail(&card->tx_queue[port], skb);
  784. if (!old_len)
  785. card->tx_mask |= (1 << port);
  786. spin_unlock_irqrestore(&card->tx_queue_lock, flags);
  787. /* Theoretically we could just schedule the tasklet here, but
  788. that introduces latency we don't want -- it's noticeable */
  789. if (!old_len)
  790. fpga_tx(card);
  791. }
  792. static uint32_t fpga_tx(struct solos_card *card)
  793. {
  794. uint32_t tx_pending, card_flags;
  795. uint32_t tx_started = 0;
  796. struct sk_buff *skb;
  797. struct atm_vcc *vcc;
  798. unsigned char port;
  799. unsigned long flags;
  800. spin_lock_irqsave(&card->tx_lock, flags);
  801. card_flags = ioread32(card->config_regs + FLAGS_ADDR);
  802. /*
  803. * The queue lock is required for _writing_ to tx_mask, but we're
  804. * OK to read it here without locking. The only potential update
  805. * that we could race with is in fpga_queue() where it sets a bit
  806. * for a new port... but it's going to call this function again if
  807. * it's doing that, anyway.
  808. */
  809. tx_pending = card->tx_mask & ~card_flags;
  810. for (port = 0; tx_pending; tx_pending >>= 1, port++) {
  811. if (tx_pending & 1) {
  812. struct sk_buff *oldskb = card->tx_skb[port];
  813. if (oldskb)
  814. pci_unmap_single(card->dev, SKB_CB(oldskb)->dma_addr,
  815. oldskb->len, PCI_DMA_TODEVICE);
  816. spin_lock(&card->tx_queue_lock);
  817. skb = skb_dequeue(&card->tx_queue[port]);
  818. if (!skb)
  819. card->tx_mask &= ~(1 << port);
  820. spin_unlock(&card->tx_queue_lock);
  821. if (skb && !card->using_dma) {
  822. memcpy_toio(TX_BUF(card, port), skb->data, skb->len);
  823. tx_started |= 1 << port;
  824. oldskb = skb; /* We're done with this skb already */
  825. } else if (skb && card->using_dma) {
  826. SKB_CB(skb)->dma_addr = pci_map_single(card->dev, skb->data,
  827. skb->len, PCI_DMA_TODEVICE);
  828. iowrite32(SKB_CB(skb)->dma_addr,
  829. card->config_regs + TX_DMA_ADDR(port));
  830. }
  831. if (!oldskb)
  832. continue;
  833. /* Clean up and free oldskb now it's gone */
  834. if (atmdebug) {
  835. dev_info(&card->dev->dev, "Transmitted: port %d\n",
  836. port);
  837. print_buffer(oldskb);
  838. }
  839. vcc = SKB_CB(oldskb)->vcc;
  840. if (vcc) {
  841. atomic_inc(&vcc->stats->tx);
  842. solos_pop(vcc, oldskb);
  843. } else
  844. dev_kfree_skb_irq(oldskb);
  845. }
  846. }
  847. /* For non-DMA TX, write the 'TX start' bit for all four ports simultaneously */
  848. if (tx_started)
  849. iowrite32(tx_started, card->config_regs + FLAGS_ADDR);
  850. spin_unlock_irqrestore(&card->tx_lock, flags);
  851. return card_flags;
  852. }
  853. static int psend(struct atm_vcc *vcc, struct sk_buff *skb)
  854. {
  855. struct solos_card *card = vcc->dev->dev_data;
  856. struct pkt_hdr *header;
  857. int pktlen;
  858. pktlen = skb->len;
  859. if (pktlen > (BUF_SIZE - sizeof(*header))) {
  860. dev_warn(&card->dev->dev, "Length of PDU is too large. Dropping PDU.\n");
  861. solos_pop(vcc, skb);
  862. return 0;
  863. }
  864. if (!skb_clone_writable(skb, sizeof(*header))) {
  865. int expand_by = 0;
  866. int ret;
  867. if (skb_headroom(skb) < sizeof(*header))
  868. expand_by = sizeof(*header) - skb_headroom(skb);
  869. ret = pskb_expand_head(skb, expand_by, 0, GFP_ATOMIC);
  870. if (ret) {
  871. dev_warn(&card->dev->dev, "pskb_expand_head failed.\n");
  872. solos_pop(vcc, skb);
  873. return ret;
  874. }
  875. }
  876. header = (void *)skb_push(skb, sizeof(*header));
  877. /* This does _not_ include the size of the header */
  878. header->size = cpu_to_le16(pktlen);
  879. header->vpi = cpu_to_le16(vcc->vpi);
  880. header->vci = cpu_to_le16(vcc->vci);
  881. header->type = cpu_to_le16(PKT_DATA);
  882. fpga_queue(card, SOLOS_CHAN(vcc->dev), skb, vcc);
  883. return 0;
  884. }
  885. static struct atmdev_ops fpga_ops = {
  886. .open = popen,
  887. .close = pclose,
  888. .ioctl = NULL,
  889. .getsockopt = NULL,
  890. .setsockopt = NULL,
  891. .send = psend,
  892. .send_oam = NULL,
  893. .phy_put = NULL,
  894. .phy_get = NULL,
  895. .change_qos = NULL,
  896. .proc_read = NULL,
  897. .owner = THIS_MODULE
  898. };
  899. static int fpga_probe(struct pci_dev *dev, const struct pci_device_id *id)
  900. {
  901. int err;
  902. uint16_t fpga_ver;
  903. uint8_t major_ver, minor_ver;
  904. uint32_t data32;
  905. struct solos_card *card;
  906. card = kzalloc(sizeof(*card), GFP_KERNEL);
  907. if (!card)
  908. return -ENOMEM;
  909. card->dev = dev;
  910. init_waitqueue_head(&card->fw_wq);
  911. init_waitqueue_head(&card->param_wq);
  912. err = pci_enable_device(dev);
  913. if (err) {
  914. dev_warn(&dev->dev, "Failed to enable PCI device\n");
  915. goto out;
  916. }
  917. err = pci_set_dma_mask(dev, DMA_BIT_MASK(32));
  918. if (err) {
  919. dev_warn(&dev->dev, "Failed to set 32-bit DMA mask\n");
  920. goto out;
  921. }
  922. err = pci_request_regions(dev, "solos");
  923. if (err) {
  924. dev_warn(&dev->dev, "Failed to request regions\n");
  925. goto out;
  926. }
  927. card->config_regs = pci_iomap(dev, 0, CONFIG_RAM_SIZE);
  928. if (!card->config_regs) {
  929. dev_warn(&dev->dev, "Failed to ioremap config registers\n");
  930. goto out_release_regions;
  931. }
  932. card->buffers = pci_iomap(dev, 1, DATA_RAM_SIZE);
  933. if (!card->buffers) {
  934. dev_warn(&dev->dev, "Failed to ioremap data buffers\n");
  935. goto out_unmap_config;
  936. }
  937. if (reset) {
  938. iowrite32(1, card->config_regs + FPGA_MODE);
  939. data32 = ioread32(card->config_regs + FPGA_MODE);
  940. iowrite32(0, card->config_regs + FPGA_MODE);
  941. data32 = ioread32(card->config_regs + FPGA_MODE);
  942. }
  943. data32 = ioread32(card->config_regs + FPGA_VER);
  944. fpga_ver = (data32 & 0x0000FFFF);
  945. major_ver = ((data32 & 0xFF000000) >> 24);
  946. minor_ver = ((data32 & 0x00FF0000) >> 16);
  947. card->fpga_version = FPGA_VERSION(major_ver,minor_ver);
  948. if (card->fpga_version > LEGACY_BUFFERS)
  949. card->buffer_size = BUF_SIZE;
  950. else
  951. card->buffer_size = OLD_BUF_SIZE;
  952. dev_info(&dev->dev, "Solos FPGA Version %d.%02d svn-%d\n",
  953. major_ver, minor_ver, fpga_ver);
  954. if (card->fpga_version >= DMA_SUPPORTED){
  955. card->using_dma = 1;
  956. } else {
  957. card->using_dma = 0;
  958. /* Set RX empty flag for all ports */
  959. iowrite32(0xF0, card->config_regs + FLAGS_ADDR);
  960. }
  961. data32 = ioread32(card->config_regs + PORTS);
  962. card->nr_ports = (data32 & 0x000000FF);
  963. pci_set_drvdata(dev, card);
  964. tasklet_init(&card->tlet, solos_bh, (unsigned long)card);
  965. spin_lock_init(&card->tx_lock);
  966. spin_lock_init(&card->tx_queue_lock);
  967. spin_lock_init(&card->cli_queue_lock);
  968. spin_lock_init(&card->param_queue_lock);
  969. INIT_LIST_HEAD(&card->param_queue);
  970. err = request_irq(dev->irq, solos_irq, IRQF_SHARED,
  971. "solos-pci", card);
  972. if (err) {
  973. dev_dbg(&card->dev->dev, "Failed to request interrupt IRQ: %d\n", dev->irq);
  974. goto out_unmap_both;
  975. }
  976. iowrite32(1, card->config_regs + IRQ_EN_ADDR);
  977. if (fpga_upgrade)
  978. flash_upgrade(card, 0);
  979. if (firmware_upgrade)
  980. flash_upgrade(card, 1);
  981. if (db_fpga_upgrade)
  982. flash_upgrade(card, 2);
  983. if (db_firmware_upgrade)
  984. flash_upgrade(card, 3);
  985. err = atm_init(card);
  986. if (err)
  987. goto out_free_irq;
  988. return 0;
  989. out_free_irq:
  990. iowrite32(0, card->config_regs + IRQ_EN_ADDR);
  991. free_irq(dev->irq, card);
  992. tasklet_kill(&card->tlet);
  993. out_unmap_both:
  994. pci_set_drvdata(dev, NULL);
  995. pci_iounmap(dev, card->config_regs);
  996. out_unmap_config:
  997. pci_iounmap(dev, card->buffers);
  998. out_release_regions:
  999. pci_release_regions(dev);
  1000. out:
  1001. kfree(card);
  1002. return err;
  1003. }
  1004. static int atm_init(struct solos_card *card)
  1005. {
  1006. int i;
  1007. for (i = 0; i < card->nr_ports; i++) {
  1008. struct sk_buff *skb;
  1009. struct pkt_hdr *header;
  1010. skb_queue_head_init(&card->tx_queue[i]);
  1011. skb_queue_head_init(&card->cli_queue[i]);
  1012. card->atmdev[i] = atm_dev_register("solos-pci", &fpga_ops, -1, NULL);
  1013. if (!card->atmdev[i]) {
  1014. dev_err(&card->dev->dev, "Could not register ATM device %d\n", i);
  1015. atm_remove(card);
  1016. return -ENODEV;
  1017. }
  1018. if (device_create_file(&card->atmdev[i]->class_dev, &dev_attr_console))
  1019. dev_err(&card->dev->dev, "Could not register console for ATM device %d\n", i);
  1020. if (sysfs_create_group(&card->atmdev[i]->class_dev.kobj, &solos_attr_group))
  1021. dev_err(&card->dev->dev, "Could not register parameter group for ATM device %d\n", i);
  1022. dev_info(&card->dev->dev, "Registered ATM device %d\n", card->atmdev[i]->number);
  1023. card->atmdev[i]->ci_range.vpi_bits = 8;
  1024. card->atmdev[i]->ci_range.vci_bits = 16;
  1025. card->atmdev[i]->dev_data = card;
  1026. card->atmdev[i]->phy_data = (void *)(unsigned long)i;
  1027. card->atmdev[i]->signal = ATM_PHY_SIG_UNKNOWN;
  1028. skb = alloc_skb(sizeof(*header), GFP_ATOMIC);
  1029. if (!skb) {
  1030. dev_warn(&card->dev->dev, "Failed to allocate sk_buff in atm_init()\n");
  1031. continue;
  1032. }
  1033. header = (void *)skb_put(skb, sizeof(*header));
  1034. header->size = cpu_to_le16(0);
  1035. header->vpi = cpu_to_le16(0);
  1036. header->vci = cpu_to_le16(0);
  1037. header->type = cpu_to_le16(PKT_STATUS);
  1038. fpga_queue(card, i, skb, NULL);
  1039. }
  1040. return 0;
  1041. }
  1042. static void atm_remove(struct solos_card *card)
  1043. {
  1044. int i;
  1045. for (i = 0; i < card->nr_ports; i++) {
  1046. if (card->atmdev[i]) {
  1047. struct sk_buff *skb;
  1048. dev_info(&card->dev->dev, "Unregistering ATM device %d\n", card->atmdev[i]->number);
  1049. sysfs_remove_group(&card->atmdev[i]->class_dev.kobj, &solos_attr_group);
  1050. atm_dev_deregister(card->atmdev[i]);
  1051. skb = card->rx_skb[i];
  1052. if (skb) {
  1053. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  1054. RX_DMA_SIZE, PCI_DMA_FROMDEVICE);
  1055. dev_kfree_skb(skb);
  1056. }
  1057. skb = card->tx_skb[i];
  1058. if (skb) {
  1059. pci_unmap_single(card->dev, SKB_CB(skb)->dma_addr,
  1060. skb->len, PCI_DMA_TODEVICE);
  1061. dev_kfree_skb(skb);
  1062. }
  1063. while ((skb = skb_dequeue(&card->tx_queue[i])))
  1064. dev_kfree_skb(skb);
  1065. }
  1066. }
  1067. }
  1068. static void fpga_remove(struct pci_dev *dev)
  1069. {
  1070. struct solos_card *card = pci_get_drvdata(dev);
  1071. /* Disable IRQs */
  1072. iowrite32(0, card->config_regs + IRQ_EN_ADDR);
  1073. /* Reset FPGA */
  1074. iowrite32(1, card->config_regs + FPGA_MODE);
  1075. (void)ioread32(card->config_regs + FPGA_MODE);
  1076. atm_remove(card);
  1077. free_irq(dev->irq, card);
  1078. tasklet_kill(&card->tlet);
  1079. /* Release device from reset */
  1080. iowrite32(0, card->config_regs + FPGA_MODE);
  1081. (void)ioread32(card->config_regs + FPGA_MODE);
  1082. pci_iounmap(dev, card->buffers);
  1083. pci_iounmap(dev, card->config_regs);
  1084. pci_release_regions(dev);
  1085. pci_disable_device(dev);
  1086. pci_set_drvdata(dev, NULL);
  1087. kfree(card);
  1088. }
  1089. static struct pci_device_id fpga_pci_tbl[] __devinitdata = {
  1090. { 0x10ee, 0x0300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 },
  1091. { 0, }
  1092. };
  1093. MODULE_DEVICE_TABLE(pci,fpga_pci_tbl);
  1094. static struct pci_driver fpga_driver = {
  1095. .name = "solos",
  1096. .id_table = fpga_pci_tbl,
  1097. .probe = fpga_probe,
  1098. .remove = fpga_remove,
  1099. };
  1100. static int __init solos_pci_init(void)
  1101. {
  1102. printk(KERN_INFO "Solos PCI Driver Version %s\n", VERSION);
  1103. return pci_register_driver(&fpga_driver);
  1104. }
  1105. static void __exit solos_pci_exit(void)
  1106. {
  1107. pci_unregister_driver(&fpga_driver);
  1108. printk(KERN_INFO "Solos PCI Driver %s Unloaded\n", VERSION);
  1109. }
  1110. module_init(solos_pci_init);
  1111. module_exit(solos_pci_exit);