trampoline_64.S 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. *
  3. * Trampoline.S Derived from Setup.S by Linus Torvalds
  4. *
  5. * 4 Jan 1997 Michael Chastain: changed to gnu as.
  6. * 15 Sept 2005 Eric Biederman: 64bit PIC support
  7. *
  8. * Entry: CS:IP point to the start of our code, we are
  9. * in real mode with no stack, but the rest of the
  10. * trampoline page to make our stack and everything else
  11. * is a mystery.
  12. *
  13. * On entry to trampoline_data, the processor is in real mode
  14. * with 16-bit addressing and 16-bit data. CS has some value
  15. * and IP is zero. Thus, data addresses need to be absolute
  16. * (no relocation) and are taken with regard to r_base.
  17. *
  18. * With the addition of trampoline_level4_pgt this code can
  19. * now enter a 64bit kernel that lives at arbitrary 64bit
  20. * physical addresses.
  21. *
  22. * If you work on this file, check the object module with objdump
  23. * --full-contents --reloc to make sure there are no relocation
  24. * entries.
  25. */
  26. #include <linux/linkage.h>
  27. #include <linux/init.h>
  28. #include <asm/pgtable_types.h>
  29. #include <asm/page_types.h>
  30. #include <asm/msr.h>
  31. #include <asm/segment.h>
  32. #include <asm/processor-flags.h>
  33. #ifdef CONFIG_ACPI_SLEEP
  34. .section .rodata, "a", @progbits
  35. #else
  36. /* We can free up the trampoline after bootup if cpu hotplug is not supported. */
  37. __CPUINITRODATA
  38. #endif
  39. .code16
  40. ENTRY(trampoline_data)
  41. r_base = .
  42. cli # We should be safe anyway
  43. wbinvd
  44. mov %cs, %ax # Code and data in the same place
  45. mov %ax, %ds
  46. mov %ax, %es
  47. mov %ax, %ss
  48. movl $0xA5A5A5A5, trampoline_data - r_base
  49. # write marker for master knows we're running
  50. # Setup stack
  51. movw $(trampoline_stack_end - r_base), %sp
  52. call verify_cpu # Verify the cpu supports long mode
  53. testl %eax, %eax # Check for return code
  54. jnz no_longmode
  55. mov %cs, %ax
  56. movzx %ax, %esi # Find the 32bit trampoline location
  57. shll $4, %esi
  58. # Fixup the vectors
  59. addl %esi, startup_32_vector - r_base
  60. addl %esi, startup_64_vector - r_base
  61. addl %esi, tgdt + 2 - r_base # Fixup the gdt pointer
  62. /*
  63. * GDT tables in non default location kernel can be beyond 16MB and
  64. * lgdt will not be able to load the address as in real mode default
  65. * operand size is 16bit. Use lgdtl instead to force operand size
  66. * to 32 bit.
  67. */
  68. lidtl tidt - r_base # load idt with 0, 0
  69. lgdtl tgdt - r_base # load gdt with whatever is appropriate
  70. mov $X86_CR0_PE, %ax # protected mode (PE) bit
  71. lmsw %ax # into protected mode
  72. # flush prefetch and jump to startup_32
  73. ljmpl *(startup_32_vector - r_base)
  74. .code32
  75. .balign 4
  76. startup_32:
  77. movl $__KERNEL_DS, %eax # Initialize the %ds segment register
  78. movl %eax, %ds
  79. movl $X86_CR4_PAE, %eax
  80. movl %eax, %cr4 # Enable PAE mode
  81. # Setup trampoline 4 level pagetables
  82. leal (trampoline_level4_pgt - r_base)(%esi), %eax
  83. movl %eax, %cr3
  84. movl $MSR_EFER, %ecx
  85. movl $(1 << _EFER_LME), %eax # Enable Long Mode
  86. xorl %edx, %edx
  87. wrmsr
  88. # Enable paging and in turn activate Long Mode
  89. # Enable protected mode
  90. movl $(X86_CR0_PG | X86_CR0_PE), %eax
  91. movl %eax, %cr0
  92. /*
  93. * At this point we're in long mode but in 32bit compatibility mode
  94. * with EFER.LME = 1, CS.L = 0, CS.D = 1 (and in turn
  95. * EFER.LMA = 1). Now we want to jump in 64bit mode, to do that we use
  96. * the new gdt/idt that has __KERNEL_CS with CS.L = 1.
  97. */
  98. ljmp *(startup_64_vector - r_base)(%esi)
  99. .code64
  100. .balign 4
  101. startup_64:
  102. # Now jump into the kernel using virtual addresses
  103. movq $secondary_startup_64, %rax
  104. jmp *%rax
  105. .code16
  106. no_longmode:
  107. hlt
  108. jmp no_longmode
  109. #include "verify_cpu_64.S"
  110. # Careful these need to be in the same 64K segment as the above;
  111. tidt:
  112. .word 0 # idt limit = 0
  113. .word 0, 0 # idt base = 0L
  114. # Duplicate the global descriptor table
  115. # so the kernel can live anywhere
  116. .balign 4
  117. tgdt:
  118. .short tgdt_end - tgdt # gdt limit
  119. .long tgdt - r_base
  120. .short 0
  121. .quad 0x00cf9b000000ffff # __KERNEL32_CS
  122. .quad 0x00af9b000000ffff # __KERNEL_CS
  123. .quad 0x00cf93000000ffff # __KERNEL_DS
  124. tgdt_end:
  125. .balign 4
  126. startup_32_vector:
  127. .long startup_32 - r_base
  128. .word __KERNEL32_CS, 0
  129. .balign 4
  130. startup_64_vector:
  131. .long startup_64 - r_base
  132. .word __KERNEL_CS, 0
  133. trampoline_stack:
  134. .org 0x1000
  135. trampoline_stack_end:
  136. ENTRY(trampoline_level4_pgt)
  137. .quad level3_ident_pgt - __START_KERNEL_map + _KERNPG_TABLE
  138. .fill 510,8,0
  139. .quad level3_kernel_pgt - __START_KERNEL_map + _KERNPG_TABLE
  140. ENTRY(trampoline_end)