| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768 |
- #ifndef _ASM_SPARC64_TOPOLOGY_H
- #define _ASM_SPARC64_TOPOLOGY_H
- #ifdef CONFIG_NUMA
- #include <asm/mmzone.h>
- static inline int cpu_to_node(int cpu)
- {
- return numa_cpu_lookup_table[cpu];
- }
- #define parent_node(node) (node)
- #define cpumask_of_node(node) (&numa_cpumask_lookup_table[node])
- struct pci_bus;
- #ifdef CONFIG_PCI
- extern int pcibus_to_node(struct pci_bus *pbus);
- #else
- static inline int pcibus_to_node(struct pci_bus *pbus)
- {
- return -1;
- }
- #endif
- #define cpumask_of_pcibus(bus) \
- (pcibus_to_node(bus) == -1 ? \
- cpu_all_mask : \
- cpumask_of_node(pcibus_to_node(bus)))
- #define SD_NODE_INIT (struct sched_domain) { \
- .min_interval = 8, \
- .max_interval = 32, \
- .busy_factor = 32, \
- .imbalance_pct = 125, \
- .cache_nice_tries = 2, \
- .busy_idx = 3, \
- .idle_idx = 2, \
- .newidle_idx = 0, \
- .wake_idx = 0, \
- .forkexec_idx = 0, \
- .flags = SD_LOAD_BALANCE \
- | SD_BALANCE_FORK \
- | SD_BALANCE_EXEC \
- | SD_SERIALIZE, \
- .last_balance = jiffies, \
- .balance_interval = 1, \
- }
- #else /* CONFIG_NUMA */
- #include <asm-generic/topology.h>
- #endif /* !(CONFIG_NUMA) */
- #ifdef CONFIG_SMP
- #define topology_physical_package_id(cpu) (cpu_data(cpu).proc_id)
- #define topology_core_id(cpu) (cpu_data(cpu).core_id)
- #define topology_core_cpumask(cpu) (&cpu_core_map[cpu])
- #define topology_thread_cpumask(cpu) (&per_cpu(cpu_sibling_map, cpu))
- #define mc_capable() (sparc64_multi_core)
- #define smt_capable() (sparc64_multi_core)
- #endif /* CONFIG_SMP */
- #define cpu_coregroup_mask(cpu) (&cpu_core_map[cpu])
- #endif /* _ASM_SPARC64_TOPOLOGY_H */
|
