Inicio Explorar Axuda
Rexistro Iniciar sesión
phyus
/
linux-vybrid_public
8
0
Fork 0
Ficheiros Incidencias 0 Pull Requests 0 Wiki
Árbore: d461d26dde
Ramas Etiquetas
linux-vybrid_pu...
/
arch
/
sh
/
include
/
mach-se
/
mach
/
se7724.h

se7724.h 1.7 KB
Histórico Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172 
  1. #ifndef __ASM_SH_SE7724_H
    2. 

  2. #define __ASM_SH_SE7724_H
    3. 

  3. 

  4. /*
    5. 

  5.  * linux/include/asm-sh/se7724.h
    6. 

  6.  *
    7. 

  7.  * Copyright (C) 2009 Renesas Solutions Corp.
    8. 

  8.  *
    9. 

  9.  * Kuninori Morimoto <morimoto.kuninori@renesas.com>
    10. 

  10.  *
    11. 

  11.  * Hitachi UL SolutionEngine 7724 Support.
    12. 

  12.  *
    13. 

  13.  * Based on se7722.h
    14. 

  14.  * Copyright (C) 2007  Nobuhiro Iwamatsu
    15. 

  15.  *
    16. 

  16.  * This file is subject to the terms and conditions of the GNU General Public
    17. 

  17.  * License.  See the file "COPYING" in the main directory of this archive
    18. 

  18.  * for more details.
    19. 

  19.  *
    20. 

  20.  */
    21. 

  21. #include <asm/addrspace.h>
    22. 

  22. 

  23. /* SH Eth */
    24. 

  24. #define SH_ETH_ADDR	(0xA4600000)
    25. 

  25. #define SH_ETH_MAHR	(SH_ETH_ADDR + 0x1C0)
    26. 

  26. #define SH_ETH_MALR	(SH_ETH_ADDR + 0x1C8)
    27. 

  27. 

  28. #define PA_LED		(0xba203000)	/* 8bit LED */
    29. 

  29. #define IRQ_MODE	(0xba200010)
    30. 

  30. #define IRQ0_SR		(0xba200014)
    31. 

  31. #define IRQ1_SR		(0xba200018)
    32. 

  32. #define IRQ2_SR		(0xba20001c)
    33. 

  33. #define IRQ0_MR		(0xba200020)
    34. 

  34. #define IRQ1_MR		(0xba200024)
    35. 

  35. #define IRQ2_MR		(0xba200028)
    36. 

  36. 

  37. /* IRQ */
    38. 

  38. #define IRQ0_IRQ        32
    39. 

  39. #define IRQ1_IRQ        33
    40. 

  40. #define IRQ2_IRQ        34
    41. 

  41. 

  42. /* Bits in IRQ012 registers */
    43. 

  43. #define SE7724_FPGA_IRQ_BASE	220
    44. 

  44. 

  45. /* IRQ0 */
    46. 

  46. #define IRQ0_BASE	SE7724_FPGA_IRQ_BASE
    47. 

  47. #define IRQ0_KEY	(IRQ0_BASE + 12)
    48. 

  48. #define IRQ0_RMII	(IRQ0_BASE + 13)
    49. 

  49. #define IRQ0_SMC	(IRQ0_BASE + 14)
    50. 

  50. #define IRQ0_MASK	0x7fff
    51. 

  51. #define IRQ0_END	IRQ0_SMC
    52. 

  52. /* IRQ1 */
    53. 

  53. #define IRQ1_BASE	(IRQ0_END + 1)
    54. 

  54. #define IRQ1_TS		(IRQ1_BASE + 0)
    55. 

  55. #define IRQ1_MASK	0x0001
    56. 

  56. #define IRQ1_END	IRQ1_TS
    57. 

  57. /* IRQ2 */
    58. 

  58. #define IRQ2_BASE	(IRQ1_END + 1)
    59. 

  59. #define IRQ2_USB0	(IRQ1_BASE + 0)
    60. 

  60. #define IRQ2_USB1	(IRQ1_BASE + 1)
    61. 

  61. #define IRQ2_MASK	0x0003
    62. 

  62. #define IRQ2_END	IRQ2_USB1
    63. 

  63. 

  64. #define SE7724_FPGA_IRQ_NR	(IRQ2_END - IRQ0_BASE)
    65. 

  65. 

  66. /* arch/sh/boards/se/7724/irq.c */
    67. 

  67. void init_se7724_IRQ(void);
    68. 

  68. 

  69. #define __IO_PREFIX		se7724
    70. 

  70. #include <asm/io_generic.h>
    71. 

  71. 

  72. #endif  /* __ASM_SH_SE7724_H */
    73.