gpiolib-au1000.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130
  1. /*
  2. * Copyright (C) 2007-2009, OpenWrt.org, Florian Fainelli <florian@openwrt.org>
  3. * GPIOLIB support for Au1000, Au1500, Au1100, Au1550 and Au12x0.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License as published by the
  7. * Free Software Foundation; either version 2 of the License, or (at your
  8. * option) any later version.
  9. *
  10. * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
  11. * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  12. * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
  13. * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
  14. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  15. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
  16. * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  17. * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  18. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
  19. * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  20. *
  21. * You should have received a copy of the GNU General Public License along
  22. * with this program; if not, write to the Free Software Foundation, Inc.,
  23. * 675 Mass Ave, Cambridge, MA 02139, USA.
  24. *
  25. * Notes :
  26. * au1000 SoC have only one GPIO block : GPIO1
  27. * Au1100, Au15x0, Au12x0 have a second one : GPIO2
  28. */
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/types.h>
  32. #include <linux/platform_device.h>
  33. #include <linux/gpio.h>
  34. #include <asm/mach-au1x00/au1000.h>
  35. #include <asm/mach-au1x00/gpio.h>
  36. #if !defined(CONFIG_SOC_AU1000)
  37. static int gpio2_get(struct gpio_chip *chip, unsigned offset)
  38. {
  39. return alchemy_gpio2_get_value(offset + ALCHEMY_GPIO2_BASE);
  40. }
  41. static void gpio2_set(struct gpio_chip *chip, unsigned offset, int value)
  42. {
  43. alchemy_gpio2_set_value(offset + ALCHEMY_GPIO2_BASE, value);
  44. }
  45. static int gpio2_direction_input(struct gpio_chip *chip, unsigned offset)
  46. {
  47. return alchemy_gpio2_direction_input(offset + ALCHEMY_GPIO2_BASE);
  48. }
  49. static int gpio2_direction_output(struct gpio_chip *chip, unsigned offset,
  50. int value)
  51. {
  52. return alchemy_gpio2_direction_output(offset + ALCHEMY_GPIO2_BASE,
  53. value);
  54. }
  55. static int gpio2_to_irq(struct gpio_chip *chip, unsigned offset)
  56. {
  57. return alchemy_gpio2_to_irq(offset + ALCHEMY_GPIO2_BASE);
  58. }
  59. #endif /* !defined(CONFIG_SOC_AU1000) */
  60. static int gpio1_get(struct gpio_chip *chip, unsigned offset)
  61. {
  62. return alchemy_gpio1_get_value(offset + ALCHEMY_GPIO1_BASE);
  63. }
  64. static void gpio1_set(struct gpio_chip *chip,
  65. unsigned offset, int value)
  66. {
  67. alchemy_gpio1_set_value(offset + ALCHEMY_GPIO1_BASE, value);
  68. }
  69. static int gpio1_direction_input(struct gpio_chip *chip, unsigned offset)
  70. {
  71. return alchemy_gpio1_direction_input(offset + ALCHEMY_GPIO1_BASE);
  72. }
  73. static int gpio1_direction_output(struct gpio_chip *chip,
  74. unsigned offset, int value)
  75. {
  76. return alchemy_gpio1_direction_output(offset + ALCHEMY_GPIO1_BASE,
  77. value);
  78. }
  79. static int gpio1_to_irq(struct gpio_chip *chip, unsigned offset)
  80. {
  81. return alchemy_gpio1_to_irq(offset + ALCHEMY_GPIO1_BASE);
  82. }
  83. struct gpio_chip alchemy_gpio_chip[] = {
  84. [0] = {
  85. .label = "alchemy-gpio1",
  86. .direction_input = gpio1_direction_input,
  87. .direction_output = gpio1_direction_output,
  88. .get = gpio1_get,
  89. .set = gpio1_set,
  90. .to_irq = gpio1_to_irq,
  91. .base = ALCHEMY_GPIO1_BASE,
  92. .ngpio = ALCHEMY_GPIO1_NUM,
  93. },
  94. #if !defined(CONFIG_SOC_AU1000)
  95. [1] = {
  96. .label = "alchemy-gpio2",
  97. .direction_input = gpio2_direction_input,
  98. .direction_output = gpio2_direction_output,
  99. .get = gpio2_get,
  100. .set = gpio2_set,
  101. .to_irq = gpio2_to_irq,
  102. .base = ALCHEMY_GPIO2_BASE,
  103. .ngpio = ALCHEMY_GPIO2_NUM,
  104. },
  105. #endif
  106. };
  107. static int __init alchemy_gpiolib_init(void)
  108. {
  109. gpiochip_add(&alchemy_gpio_chip[0]);
  110. #if !defined(CONFIG_SOC_AU1000)
  111. gpiochip_add(&alchemy_gpio_chip[1]);
  112. #endif
  113. return 0;
  114. }
  115. arch_initcall(alchemy_gpiolib_init);