timers.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174
  1. /***************************************************************************/
  2. /*
  3. * timers.c -- generic ColdFire hardware timer support.
  4. *
  5. * Copyright (C) 1999-2008, Greg Ungerer <gerg@snapgear.com>
  6. */
  7. /***************************************************************************/
  8. #include <linux/kernel.h>
  9. #include <linux/init.h>
  10. #include <linux/sched.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/irq.h>
  13. #include <linux/profile.h>
  14. #include <linux/clocksource.h>
  15. #include <asm/io.h>
  16. #include <asm/traps.h>
  17. #include <asm/machdep.h>
  18. #include <asm/coldfire.h>
  19. #include <asm/mcftimer.h>
  20. #include <asm/mcfsim.h>
  21. /***************************************************************************/
  22. /*
  23. * By default use timer1 as the system clock timer.
  24. */
  25. #define FREQ (MCF_BUSCLK / 16)
  26. #define TA(a) (MCF_MBAR + MCFTIMER_BASE1 + (a))
  27. /*
  28. * These provide the underlying interrupt vector support.
  29. * Unfortunately it is a little different on each ColdFire.
  30. */
  31. void coldfire_profile_init(void);
  32. #if defined(CONFIG_M532x)
  33. #define __raw_readtrr __raw_readl
  34. #define __raw_writetrr __raw_writel
  35. #else
  36. #define __raw_readtrr __raw_readw
  37. #define __raw_writetrr __raw_writew
  38. #endif
  39. static u32 mcftmr_cycles_per_jiffy;
  40. static u32 mcftmr_cnt;
  41. /***************************************************************************/
  42. static irqreturn_t mcftmr_tick(int irq, void *dummy)
  43. {
  44. /* Reset the ColdFire timer */
  45. __raw_writeb(MCFTIMER_TER_CAP | MCFTIMER_TER_REF, TA(MCFTIMER_TER));
  46. mcftmr_cnt += mcftmr_cycles_per_jiffy;
  47. return arch_timer_interrupt(irq, dummy);
  48. }
  49. /***************************************************************************/
  50. static struct irqaction mcftmr_timer_irq = {
  51. .name = "timer",
  52. .flags = IRQF_DISABLED | IRQF_TIMER,
  53. .handler = mcftmr_tick,
  54. };
  55. /***************************************************************************/
  56. static cycle_t mcftmr_read_clk(struct clocksource *cs)
  57. {
  58. unsigned long flags;
  59. u32 cycles;
  60. u16 tcn;
  61. local_irq_save(flags);
  62. tcn = __raw_readw(TA(MCFTIMER_TCN));
  63. cycles = mcftmr_cnt;
  64. local_irq_restore(flags);
  65. return cycles + tcn;
  66. }
  67. /***************************************************************************/
  68. static struct clocksource mcftmr_clk = {
  69. .name = "tmr",
  70. .rating = 250,
  71. .read = mcftmr_read_clk,
  72. .shift = 20,
  73. .mask = CLOCKSOURCE_MASK(32),
  74. .flags = CLOCK_SOURCE_IS_CONTINUOUS,
  75. };
  76. /***************************************************************************/
  77. void hw_timer_init(void)
  78. {
  79. __raw_writew(MCFTIMER_TMR_DISABLE, TA(MCFTIMER_TMR));
  80. mcftmr_cycles_per_jiffy = FREQ / HZ;
  81. /*
  82. * The coldfire timer runs from 0 to TRR included, then 0
  83. * again and so on. It counts thus actually TRR + 1 steps
  84. * for 1 tick, not TRR. So if you want n cycles,
  85. * initialize TRR with n - 1.
  86. */
  87. __raw_writetrr(mcftmr_cycles_per_jiffy - 1, TA(MCFTIMER_TRR));
  88. __raw_writew(MCFTIMER_TMR_ENORI | MCFTIMER_TMR_CLK16 |
  89. MCFTIMER_TMR_RESTART | MCFTIMER_TMR_ENABLE, TA(MCFTIMER_TMR));
  90. mcftmr_clk.mult = clocksource_hz2mult(FREQ, mcftmr_clk.shift);
  91. clocksource_register(&mcftmr_clk);
  92. setup_irq(MCF_IRQ_TIMER, &mcftmr_timer_irq);
  93. #ifdef CONFIG_HIGHPROFILE
  94. coldfire_profile_init();
  95. #endif
  96. }
  97. /***************************************************************************/
  98. #ifdef CONFIG_HIGHPROFILE
  99. /***************************************************************************/
  100. /*
  101. * By default use timer2 as the profiler clock timer.
  102. */
  103. #define PA(a) (MCF_MBAR + MCFTIMER_BASE2 + (a))
  104. /*
  105. * Choose a reasonably fast profile timer. Make it an odd value to
  106. * try and get good coverage of kernel operations.
  107. */
  108. #define PROFILEHZ 1013
  109. /*
  110. * Use the other timer to provide high accuracy profiling info.
  111. */
  112. irqreturn_t coldfire_profile_tick(int irq, void *dummy)
  113. {
  114. /* Reset ColdFire timer2 */
  115. __raw_writeb(MCFTIMER_TER_CAP | MCFTIMER_TER_REF, PA(MCFTIMER_TER));
  116. if (current->pid)
  117. profile_tick(CPU_PROFILING);
  118. return IRQ_HANDLED;
  119. }
  120. /***************************************************************************/
  121. static struct irqaction coldfire_profile_irq = {
  122. .name = "profile timer",
  123. .flags = IRQF_DISABLED | IRQF_TIMER,
  124. .handler = coldfire_profile_tick,
  125. };
  126. void coldfire_profile_init(void)
  127. {
  128. printk(KERN_INFO "PROFILE: lodging TIMER2 @ %dHz as profile timer\n",
  129. PROFILEHZ);
  130. /* Set up TIMER 2 as high speed profile clock */
  131. __raw_writew(MCFTIMER_TMR_DISABLE, PA(MCFTIMER_TMR));
  132. __raw_writetrr(((MCF_BUSCLK / 16) / PROFILEHZ), PA(MCFTIMER_TRR));
  133. __raw_writew(MCFTIMER_TMR_ENORI | MCFTIMER_TMR_CLK16 |
  134. MCFTIMER_TMR_RESTART | MCFTIMER_TMR_ENABLE, PA(MCFTIMER_TMR));
  135. setup_irq(MCF_IRQ_PROFILER, &coldfire_profile_irq);
  136. }
  137. /***************************************************************************/
  138. #endif /* CONFIG_HIGHPROFILE */
  139. /***************************************************************************/