config.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. /*
  2. * linux/arch/m68knommu/platform/68360/config.c
  3. *
  4. * Copyright (c) 2000 Michael Leslie <mleslie@lineo.com>
  5. * Copyright (C) 1993 Hamish Macdonald
  6. * Copyright (C) 1999 D. Jeff Dionne <jeff@uclinux.org>
  7. *
  8. * This file is subject to the terms and conditions of the GNU General Public
  9. * License. See the file COPYING in the main directory of this archive
  10. * for more details.
  11. */
  12. #include <stdarg.h>
  13. #include <linux/types.h>
  14. #include <linux/kernel.h>
  15. #include <linux/mm.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/irq.h>
  18. #include <asm/setup.h>
  19. #include <asm/system.h>
  20. #include <asm/pgtable.h>
  21. #include <asm/machdep.h>
  22. #include <asm/m68360.h>
  23. #ifdef CONFIG_UCQUICC
  24. #include <asm/bootstd.h>
  25. #endif
  26. extern void m360_cpm_reset(void);
  27. // Mask to select if the PLL prescaler is enabled.
  28. #define MCU_PREEN ((unsigned short)(0x0001 << 13))
  29. #if defined(CONFIG_UCQUICC)
  30. #define OSCILLATOR (unsigned long int)33000000
  31. #endif
  32. unsigned long int system_clock;
  33. extern QUICC *pquicc;
  34. /* TODO DON"T Hard Code this */
  35. /* calculate properly using the right PLL and prescaller */
  36. // unsigned int system_clock = 33000000l;
  37. extern unsigned long int system_clock; //In kernel setup.c
  38. static irqreturn_t hw_tick(int irq, void *dummy)
  39. {
  40. /* Reset Timer1 */
  41. /* TSTAT &= 0; */
  42. pquicc->timer_ter1 = 0x0002; /* clear timer event */
  43. return arch_timer_interrupt(irq, dummy);
  44. }
  45. static struct irqaction m68360_timer_irq = {
  46. .name = "timer",
  47. .flags = IRQF_DISABLED | IRQF_TIMER,
  48. .handler = hw_tick,
  49. };
  50. void hw_timer_init(void)
  51. {
  52. unsigned char prescaler;
  53. unsigned short tgcr_save;
  54. #if 0
  55. /* Restart mode, Enable int, 32KHz, Enable timer */
  56. TCTL = TCTL_OM | TCTL_IRQEN | TCTL_CLKSOURCE_32KHZ | TCTL_TEN;
  57. /* Set prescaler (Divide 32KHz by 32)*/
  58. TPRER = 31;
  59. /* Set compare register 32Khz / 32 / 10 = 100 */
  60. TCMP = 10;
  61. request_irq(IRQ_MACHSPEC | 1, timer_routine, IRQ_FLG_LOCK, "timer", NULL);
  62. #endif
  63. /* General purpose quicc timers: MC68360UM p7-20 */
  64. /* Set up timer 1 (in [1..4]) to do 100Hz */
  65. tgcr_save = pquicc->timer_tgcr & 0xfff0;
  66. pquicc->timer_tgcr = tgcr_save; /* stop and reset timer 1 */
  67. /* pquicc->timer_tgcr |= 0x4444; */ /* halt timers when FREEZE (ie bdm freeze) */
  68. prescaler = 8;
  69. pquicc->timer_tmr1 = 0x001a | /* or=1, frr=1, iclk=01b */
  70. (unsigned short)((prescaler - 1) << 8);
  71. pquicc->timer_tcn1 = 0x0000; /* initial count */
  72. /* calculate interval for 100Hz based on the _system_clock: */
  73. pquicc->timer_trr1 = (system_clock/ prescaler) / HZ; /* reference count */
  74. pquicc->timer_ter1 = 0x0003; /* clear timer events */
  75. /* enable timer 1 interrupt in CIMR */
  76. setup_irq(CPMVEC_TIMER1, &m68360_timer_irq);
  77. /* Start timer 1: */
  78. tgcr_save = (pquicc->timer_tgcr & 0xfff0) | 0x0001;
  79. pquicc->timer_tgcr = tgcr_save;
  80. }
  81. void BSP_gettod (int *yearp, int *monp, int *dayp,
  82. int *hourp, int *minp, int *secp)
  83. {
  84. }
  85. int BSP_set_clock_mmss(unsigned long nowtime)
  86. {
  87. #if 0
  88. short real_seconds = nowtime % 60, real_minutes = (nowtime / 60) % 60;
  89. tod->second1 = real_seconds / 10;
  90. tod->second2 = real_seconds % 10;
  91. tod->minute1 = real_minutes / 10;
  92. tod->minute2 = real_minutes % 10;
  93. #endif
  94. return 0;
  95. }
  96. void BSP_reset (void)
  97. {
  98. local_irq_disable();
  99. asm volatile (
  100. "moveal #_start, %a0;\n"
  101. "moveb #0, 0xFFFFF300;\n"
  102. "moveal 0(%a0), %sp;\n"
  103. "moveal 4(%a0), %a0;\n"
  104. "jmp (%a0);\n"
  105. );
  106. }
  107. unsigned char *scc1_hwaddr;
  108. static int errno;
  109. #if defined (CONFIG_UCQUICC)
  110. _bsc0(char *, getserialnum)
  111. _bsc1(unsigned char *, gethwaddr, int, a)
  112. _bsc1(char *, getbenv, char *, a)
  113. #endif
  114. void config_BSP(char *command, int len)
  115. {
  116. unsigned char *p;
  117. m360_cpm_reset();
  118. /* Calculate the real system clock value. */
  119. {
  120. unsigned int local_pllcr = (unsigned int)(pquicc->sim_pllcr);
  121. if( local_pllcr & MCU_PREEN ) // If the prescaler is dividing by 128
  122. {
  123. int mf = (int)(pquicc->sim_pllcr & 0x0fff);
  124. system_clock = (OSCILLATOR / 128) * (mf + 1);
  125. }
  126. else
  127. {
  128. int mf = (int)(pquicc->sim_pllcr & 0x0fff);
  129. system_clock = (OSCILLATOR) * (mf + 1);
  130. }
  131. }
  132. printk(KERN_INFO "\n68360 QUICC support (C) 2000 Lineo Inc.\n");
  133. #if defined(CONFIG_UCQUICC) && 0
  134. printk(KERN_INFO "uCquicc serial string [%s]\n",getserialnum());
  135. p = scc1_hwaddr = gethwaddr(0);
  136. printk(KERN_INFO "uCquicc hwaddr %.2x:%.2x:%.2x:%.2x:%.2x:%.2x\n",
  137. p[0], p[1], p[2], p[3], p[4], p[5]);
  138. p = getbenv("APPEND");
  139. if (p)
  140. strcpy(p,command);
  141. else
  142. command[0] = 0;
  143. #else
  144. scc1_hwaddr = "\00\01\02\03\04\05";
  145. #endif
  146. mach_gettod = BSP_gettod;
  147. mach_reset = BSP_reset;
  148. }