mem_map.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * BF538 memory map
  3. *
  4. * Copyright 2004-2009 Analog Devices Inc.
  5. * Licensed under the GPL-2 or later.
  6. */
  7. #ifndef __BFIN_MACH_MEM_MAP_H__
  8. #define __BFIN_MACH_MEM_MAP_H__
  9. #ifndef __BFIN_MEM_MAP_H__
  10. # error "do not include mach/mem_map.h directly -- use asm/mem_map.h"
  11. #endif
  12. /* Async Memory Banks */
  13. #define ASYNC_BANK3_BASE 0x20300000 /* Async Bank 3 */
  14. #define ASYNC_BANK3_SIZE 0x00100000 /* 1M */
  15. #define ASYNC_BANK2_BASE 0x20200000 /* Async Bank 2 */
  16. #define ASYNC_BANK2_SIZE 0x00100000 /* 1M */
  17. #define ASYNC_BANK1_BASE 0x20100000 /* Async Bank 1 */
  18. #define ASYNC_BANK1_SIZE 0x00100000 /* 1M */
  19. #define ASYNC_BANK0_BASE 0x20000000 /* Async Bank 0 */
  20. #define ASYNC_BANK0_SIZE 0x00100000 /* 1M */
  21. /* Boot ROM Memory */
  22. #define BOOT_ROM_START 0xEF000000
  23. #define BOOT_ROM_LENGTH 0x400
  24. /* Level 1 Memory */
  25. #ifdef CONFIG_BFIN_ICACHE
  26. #define BFIN_ICACHESIZE (16*1024)
  27. #else
  28. #define BFIN_ICACHESIZE (0*1024)
  29. #endif
  30. /* Memory Map for ADSP-BF538/9 processors */
  31. #define L1_CODE_START 0xFFA00000
  32. #define L1_DATA_A_START 0xFF800000
  33. #define L1_DATA_B_START 0xFF900000
  34. #ifdef CONFIG_BFIN_ICACHE
  35. #define L1_CODE_LENGTH (0x14000 - 0x4000)
  36. #else
  37. #define L1_CODE_LENGTH 0x14000
  38. #endif
  39. #ifdef CONFIG_BFIN_DCACHE
  40. #ifdef CONFIG_BFIN_DCACHE_BANKA
  41. #define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
  42. #define L1_DATA_A_LENGTH (0x8000 - 0x4000)
  43. #define L1_DATA_B_LENGTH 0x8000
  44. #define BFIN_DCACHESIZE (16*1024)
  45. #define BFIN_DSUPBANKS 1
  46. #else
  47. #define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
  48. #define L1_DATA_A_LENGTH (0x8000 - 0x4000)
  49. #define L1_DATA_B_LENGTH (0x8000 - 0x4000)
  50. #define BFIN_DCACHESIZE (32*1024)
  51. #define BFIN_DSUPBANKS 2
  52. #endif
  53. #else
  54. #define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
  55. #define L1_DATA_A_LENGTH 0x8000
  56. #define L1_DATA_B_LENGTH 0x8000
  57. #define BFIN_DCACHESIZE (0*1024)
  58. #define BFIN_DSUPBANKS 0
  59. #endif /*CONFIG_BFIN_DCACHE*/
  60. #endif