| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546 |
- /*
- * Copyright 2008-2009 Analog Devices Inc.
- *
- * Licensed under the GPL-2 or later.
- */
- #ifndef _MACH_BLACKFIN_H_
- #define _MACH_BLACKFIN_H_
- #define BF538_FAMILY
- #include "bf538.h"
- #include "defBF539.h"
- #include "anomaly.h"
- #if !defined(__ASSEMBLY__)
- #include "cdefBF538.h"
- #if defined(CONFIG_BF539)
- #include "cdefBF539.h"
- #endif
- #endif
- #define BFIN_UART_NR_PORTS 3
- #define OFFSET_THR 0x00 /* Transmit Holding register */
- #define OFFSET_RBR 0x00 /* Receive Buffer register */
- #define OFFSET_DLL 0x00 /* Divisor Latch (Low-Byte) */
- #define OFFSET_IER 0x04 /* Interrupt Enable Register */
- #define OFFSET_DLH 0x04 /* Divisor Latch (High-Byte) */
- #define OFFSET_IIR 0x08 /* Interrupt Identification Register */
- #define OFFSET_LCR 0x0C /* Line Control Register */
- #define OFFSET_MCR 0x10 /* Modem Control Register */
- #define OFFSET_LSR 0x14 /* Line Status Register */
- #define OFFSET_MSR 0x18 /* Modem Status Register */
- #define OFFSET_SCR 0x1C /* SCR Scratch Register */
- #define OFFSET_GCTL 0x24 /* Global Control Register */
- /* PLL_DIV Masks */
- #define CCLK_DIV1 CSEL_DIV1 /* CCLK = VCO / 1 */
- #define CCLK_DIV2 CSEL_DIV2 /* CCLK = VCO / 2 */
- #define CCLK_DIV4 CSEL_DIV4 /* CCLK = VCO / 4 */
- #define CCLK_DIV8 CSEL_DIV8 /* CCLK = VCO / 8 */
- #endif
|
