mfp.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281
  1. /*
  2. * linux/arch/arm/plat-pxa/mfp.c
  3. *
  4. * Multi-Function Pin Support
  5. *
  6. * Copyright (C) 2007 Marvell Internation Ltd.
  7. *
  8. * 2007-08-21: eric miao <eric.miao@marvell.com>
  9. * initial version
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #include <linux/module.h>
  16. #include <linux/kernel.h>
  17. #include <linux/init.h>
  18. #include <linux/io.h>
  19. #include <linux/sysdev.h>
  20. #include <plat/mfp.h>
  21. #define MFPR_SIZE (PAGE_SIZE)
  22. /* MFPR register bit definitions */
  23. #define MFPR_PULL_SEL (0x1 << 15)
  24. #define MFPR_PULLUP_EN (0x1 << 14)
  25. #define MFPR_PULLDOWN_EN (0x1 << 13)
  26. #define MFPR_SLEEP_SEL (0x1 << 9)
  27. #define MFPR_SLEEP_OE_N (0x1 << 7)
  28. #define MFPR_EDGE_CLEAR (0x1 << 6)
  29. #define MFPR_EDGE_FALL_EN (0x1 << 5)
  30. #define MFPR_EDGE_RISE_EN (0x1 << 4)
  31. #define MFPR_SLEEP_DATA(x) ((x) << 8)
  32. #define MFPR_DRIVE(x) (((x) & 0x7) << 10)
  33. #define MFPR_AF_SEL(x) (((x) & 0x7) << 0)
  34. #define MFPR_EDGE_NONE (0)
  35. #define MFPR_EDGE_RISE (MFPR_EDGE_RISE_EN)
  36. #define MFPR_EDGE_FALL (MFPR_EDGE_FALL_EN)
  37. #define MFPR_EDGE_BOTH (MFPR_EDGE_RISE | MFPR_EDGE_FALL)
  38. /*
  39. * Table that determines the low power modes outputs, with actual settings
  40. * used in parentheses for don't-care values. Except for the float output,
  41. * the configured driven and pulled levels match, so if there is a need for
  42. * non-LPM pulled output, the same configuration could probably be used.
  43. *
  44. * Output value sleep_oe_n sleep_data pullup_en pulldown_en pull_sel
  45. * (bit 7) (bit 8) (bit 14) (bit 13) (bit 15)
  46. *
  47. * Input 0 X(0) X(0) X(0) 0
  48. * Drive 0 0 0 0 X(1) 0
  49. * Drive 1 0 1 X(1) 0 0
  50. * Pull hi (1) 1 X(1) 1 0 0
  51. * Pull lo (0) 1 X(0) 0 1 0
  52. * Z (float) 1 X(0) 0 0 0
  53. */
  54. #define MFPR_LPM_INPUT (0)
  55. #define MFPR_LPM_DRIVE_LOW (MFPR_SLEEP_DATA(0) | MFPR_PULLDOWN_EN)
  56. #define MFPR_LPM_DRIVE_HIGH (MFPR_SLEEP_DATA(1) | MFPR_PULLUP_EN)
  57. #define MFPR_LPM_PULL_LOW (MFPR_LPM_DRIVE_LOW | MFPR_SLEEP_OE_N)
  58. #define MFPR_LPM_PULL_HIGH (MFPR_LPM_DRIVE_HIGH | MFPR_SLEEP_OE_N)
  59. #define MFPR_LPM_FLOAT (MFPR_SLEEP_OE_N)
  60. #define MFPR_LPM_MASK (0xe080)
  61. /*
  62. * The pullup and pulldown state of the MFP pin at run mode is by default
  63. * determined by the selected alternate function. In case that some buggy
  64. * devices need to override this default behavior, the definitions below
  65. * indicates the setting of corresponding MFPR bits
  66. *
  67. * Definition pull_sel pullup_en pulldown_en
  68. * MFPR_PULL_NONE 0 0 0
  69. * MFPR_PULL_LOW 1 0 1
  70. * MFPR_PULL_HIGH 1 1 0
  71. * MFPR_PULL_BOTH 1 1 1
  72. * MFPR_PULL_FLOAT 1 0 0
  73. */
  74. #define MFPR_PULL_NONE (0)
  75. #define MFPR_PULL_LOW (MFPR_PULL_SEL | MFPR_PULLDOWN_EN)
  76. #define MFPR_PULL_BOTH (MFPR_PULL_LOW | MFPR_PULLUP_EN)
  77. #define MFPR_PULL_HIGH (MFPR_PULL_SEL | MFPR_PULLUP_EN)
  78. #define MFPR_PULL_FLOAT (MFPR_PULL_SEL)
  79. /* mfp_spin_lock is used to ensure that MFP register configuration
  80. * (most likely a read-modify-write operation) is atomic, and that
  81. * mfp_table[] is consistent
  82. */
  83. static DEFINE_SPINLOCK(mfp_spin_lock);
  84. static void __iomem *mfpr_mmio_base;
  85. struct mfp_pin {
  86. unsigned long config; /* -1 for not configured */
  87. unsigned long mfpr_off; /* MFPRxx Register offset */
  88. unsigned long mfpr_run; /* Run-Mode Register Value */
  89. unsigned long mfpr_lpm; /* Low Power Mode Register Value */
  90. };
  91. static struct mfp_pin mfp_table[MFP_PIN_MAX];
  92. /* mapping of MFP_LPM_* definitions to MFPR_LPM_* register bits */
  93. static const unsigned long mfpr_lpm[] = {
  94. MFPR_LPM_INPUT,
  95. MFPR_LPM_DRIVE_LOW,
  96. MFPR_LPM_DRIVE_HIGH,
  97. MFPR_LPM_PULL_LOW,
  98. MFPR_LPM_PULL_HIGH,
  99. MFPR_LPM_FLOAT,
  100. };
  101. /* mapping of MFP_PULL_* definitions to MFPR_PULL_* register bits */
  102. static const unsigned long mfpr_pull[] = {
  103. MFPR_PULL_NONE,
  104. MFPR_PULL_LOW,
  105. MFPR_PULL_HIGH,
  106. MFPR_PULL_BOTH,
  107. MFPR_PULL_FLOAT,
  108. };
  109. /* mapping of MFP_LPM_EDGE_* definitions to MFPR_EDGE_* register bits */
  110. static const unsigned long mfpr_edge[] = {
  111. MFPR_EDGE_NONE,
  112. MFPR_EDGE_RISE,
  113. MFPR_EDGE_FALL,
  114. MFPR_EDGE_BOTH,
  115. };
  116. #define mfpr_readl(off) \
  117. __raw_readl(mfpr_mmio_base + (off))
  118. #define mfpr_writel(off, val) \
  119. __raw_writel(val, mfpr_mmio_base + (off))
  120. #define mfp_configured(p) ((p)->config != -1)
  121. /*
  122. * perform a read-back of any MFPR register to make sure the
  123. * previous writings are finished
  124. */
  125. #define mfpr_sync() (void)__raw_readl(mfpr_mmio_base + 0)
  126. static inline void __mfp_config_run(struct mfp_pin *p)
  127. {
  128. if (mfp_configured(p))
  129. mfpr_writel(p->mfpr_off, p->mfpr_run);
  130. }
  131. static inline void __mfp_config_lpm(struct mfp_pin *p)
  132. {
  133. if (mfp_configured(p)) {
  134. unsigned long mfpr_clr = (p->mfpr_run & ~MFPR_EDGE_BOTH) | MFPR_EDGE_CLEAR;
  135. if (mfpr_clr != p->mfpr_run)
  136. mfpr_writel(p->mfpr_off, mfpr_clr);
  137. if (p->mfpr_lpm != mfpr_clr)
  138. mfpr_writel(p->mfpr_off, p->mfpr_lpm);
  139. }
  140. }
  141. void mfp_config(unsigned long *mfp_cfgs, int num)
  142. {
  143. unsigned long flags;
  144. int i;
  145. spin_lock_irqsave(&mfp_spin_lock, flags);
  146. for (i = 0; i < num; i++, mfp_cfgs++) {
  147. unsigned long tmp, c = *mfp_cfgs;
  148. struct mfp_pin *p;
  149. int pin, af, drv, lpm, edge, pull;
  150. pin = MFP_PIN(c);
  151. BUG_ON(pin >= MFP_PIN_MAX);
  152. p = &mfp_table[pin];
  153. af = MFP_AF(c);
  154. drv = MFP_DS(c);
  155. lpm = MFP_LPM_STATE(c);
  156. edge = MFP_LPM_EDGE(c);
  157. pull = MFP_PULL(c);
  158. /* run-mode pull settings will conflict with MFPR bits of
  159. * low power mode state, calculate mfpr_run and mfpr_lpm
  160. * individually if pull != MFP_PULL_NONE
  161. */
  162. tmp = MFPR_AF_SEL(af) | MFPR_DRIVE(drv);
  163. if (likely(pull == MFP_PULL_NONE)) {
  164. p->mfpr_run = tmp | mfpr_lpm[lpm] | mfpr_edge[edge];
  165. p->mfpr_lpm = p->mfpr_run;
  166. } else {
  167. p->mfpr_lpm = tmp | mfpr_lpm[lpm] | mfpr_edge[edge];
  168. p->mfpr_run = tmp | mfpr_pull[pull];
  169. }
  170. p->config = c; __mfp_config_run(p);
  171. }
  172. mfpr_sync();
  173. spin_unlock_irqrestore(&mfp_spin_lock, flags);
  174. }
  175. unsigned long mfp_read(int mfp)
  176. {
  177. unsigned long val, flags;
  178. BUG_ON(mfp < 0 || mfp >= MFP_PIN_MAX);
  179. spin_lock_irqsave(&mfp_spin_lock, flags);
  180. val = mfpr_readl(mfp_table[mfp].mfpr_off);
  181. spin_unlock_irqrestore(&mfp_spin_lock, flags);
  182. return val;
  183. }
  184. void mfp_write(int mfp, unsigned long val)
  185. {
  186. unsigned long flags;
  187. BUG_ON(mfp < 0 || mfp >= MFP_PIN_MAX);
  188. spin_lock_irqsave(&mfp_spin_lock, flags);
  189. mfpr_writel(mfp_table[mfp].mfpr_off, val);
  190. mfpr_sync();
  191. spin_unlock_irqrestore(&mfp_spin_lock, flags);
  192. }
  193. void __init mfp_init_base(unsigned long mfpr_base)
  194. {
  195. int i;
  196. /* initialize the table with default - unconfigured */
  197. for (i = 0; i < ARRAY_SIZE(mfp_table); i++)
  198. mfp_table[i].config = -1;
  199. mfpr_mmio_base = (void __iomem *)mfpr_base;
  200. }
  201. void __init mfp_init_addr(struct mfp_addr_map *map)
  202. {
  203. struct mfp_addr_map *p;
  204. unsigned long offset, flags;
  205. int i;
  206. spin_lock_irqsave(&mfp_spin_lock, flags);
  207. for (p = map; p->start != MFP_PIN_INVALID; p++) {
  208. offset = p->offset;
  209. i = p->start;
  210. do {
  211. mfp_table[i].mfpr_off = offset;
  212. mfp_table[i].mfpr_run = 0;
  213. mfp_table[i].mfpr_lpm = 0;
  214. offset += 4; i++;
  215. } while ((i <= p->end) && (p->end != -1));
  216. }
  217. spin_unlock_irqrestore(&mfp_spin_lock, flags);
  218. }
  219. void mfp_config_lpm(void)
  220. {
  221. struct mfp_pin *p = &mfp_table[0];
  222. int pin;
  223. for (pin = 0; pin < ARRAY_SIZE(mfp_table); pin++, p++)
  224. __mfp_config_lpm(p);
  225. }
  226. void mfp_config_run(void)
  227. {
  228. struct mfp_pin *p = &mfp_table[0];
  229. int pin;
  230. for (pin = 0; pin < ARRAY_SIZE(mfp_table); pin++, p++)
  231. __mfp_config_run(p);
  232. }