gpio.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128
  1. /*
  2. * arch/arm/plat-omap/include/mach/gpio.h
  3. *
  4. * OMAP GPIO handling defines and functions
  5. *
  6. * Copyright (C) 2003-2005 Nokia Corporation
  7. *
  8. * Written by Juha Yrjölä <juha.yrjola@nokia.com>
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  23. *
  24. */
  25. #ifndef __ASM_ARCH_OMAP_GPIO_H
  26. #define __ASM_ARCH_OMAP_GPIO_H
  27. #include <linux/io.h>
  28. #include <mach/irqs.h>
  29. #define OMAP1_MPUIO_BASE 0xfffb5000
  30. #if (defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP850))
  31. #define OMAP_MPUIO_INPUT_LATCH 0x00
  32. #define OMAP_MPUIO_OUTPUT 0x02
  33. #define OMAP_MPUIO_IO_CNTL 0x04
  34. #define OMAP_MPUIO_KBR_LATCH 0x08
  35. #define OMAP_MPUIO_KBC 0x0a
  36. #define OMAP_MPUIO_GPIO_EVENT_MODE 0x0c
  37. #define OMAP_MPUIO_GPIO_INT_EDGE 0x0e
  38. #define OMAP_MPUIO_KBD_INT 0x10
  39. #define OMAP_MPUIO_GPIO_INT 0x12
  40. #define OMAP_MPUIO_KBD_MASKIT 0x14
  41. #define OMAP_MPUIO_GPIO_MASKIT 0x16
  42. #define OMAP_MPUIO_GPIO_DEBOUNCING 0x18
  43. #define OMAP_MPUIO_LATCH 0x1a
  44. #else
  45. #define OMAP_MPUIO_INPUT_LATCH 0x00
  46. #define OMAP_MPUIO_OUTPUT 0x04
  47. #define OMAP_MPUIO_IO_CNTL 0x08
  48. #define OMAP_MPUIO_KBR_LATCH 0x10
  49. #define OMAP_MPUIO_KBC 0x14
  50. #define OMAP_MPUIO_GPIO_EVENT_MODE 0x18
  51. #define OMAP_MPUIO_GPIO_INT_EDGE 0x1c
  52. #define OMAP_MPUIO_KBD_INT 0x20
  53. #define OMAP_MPUIO_GPIO_INT 0x24
  54. #define OMAP_MPUIO_KBD_MASKIT 0x28
  55. #define OMAP_MPUIO_GPIO_MASKIT 0x2c
  56. #define OMAP_MPUIO_GPIO_DEBOUNCING 0x30
  57. #define OMAP_MPUIO_LATCH 0x34
  58. #endif
  59. #define OMAP34XX_NR_GPIOS 6
  60. #define OMAP_MPUIO(nr) (OMAP_MAX_GPIO_LINES + (nr))
  61. #define OMAP_GPIO_IS_MPUIO(nr) ((nr) >= OMAP_MAX_GPIO_LINES)
  62. #define OMAP_GPIO_IRQ(nr) (OMAP_GPIO_IS_MPUIO(nr) ? \
  63. IH_MPUIO_BASE + ((nr) & 0x0f) : \
  64. IH_GPIO_BASE + (nr))
  65. extern int omap_gpio_init(void); /* Call from board init only */
  66. extern void omap2_gpio_prepare_for_retention(void);
  67. extern void omap2_gpio_resume_after_retention(void);
  68. extern void omap_set_gpio_debounce(int gpio, int enable);
  69. extern void omap_set_gpio_debounce_time(int gpio, int enable);
  70. /*-------------------------------------------------------------------------*/
  71. /* Wrappers for "new style" GPIO calls, using the new infrastructure
  72. * which lets us plug in FPGA, I2C, and other implementations.
  73. * *
  74. * The original OMAP-specfic calls should eventually be removed.
  75. */
  76. #include <linux/errno.h>
  77. #include <asm-generic/gpio.h>
  78. static inline int gpio_get_value(unsigned gpio)
  79. {
  80. return __gpio_get_value(gpio);
  81. }
  82. static inline void gpio_set_value(unsigned gpio, int value)
  83. {
  84. __gpio_set_value(gpio, value);
  85. }
  86. static inline int gpio_cansleep(unsigned gpio)
  87. {
  88. return __gpio_cansleep(gpio);
  89. }
  90. static inline int gpio_to_irq(unsigned gpio)
  91. {
  92. return __gpio_to_irq(gpio);
  93. }
  94. static inline int irq_to_gpio(unsigned irq)
  95. {
  96. int tmp;
  97. /* omap1 SOC mpuio */
  98. if (cpu_class_is_omap1() && (irq < (IH_MPUIO_BASE + 16)))
  99. return (irq - IH_MPUIO_BASE) + OMAP_MAX_GPIO_LINES;
  100. /* SOC gpio */
  101. tmp = irq - IH_GPIO_BASE;
  102. if (tmp < OMAP_MAX_GPIO_LINES)
  103. return tmp;
  104. /* we don't supply reverse mappings for non-SOC gpios */
  105. return -EIO;
  106. }
  107. #endif